# **MOSFET** – Power, Dual **N-Channel** 40 V, 8.1 mΩ, 49 A

#### **Features**

- Small Footprint (5x6 mm) for Compact Design
- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Q<sub>G</sub> and Capacitance to Minimize Driver Losses
- NVMFD5C466NWF Wettable Flank Option for Enhanced Optical Inspection
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

## MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter		Symbol	Value	Unit	
Drain-to-Source Voltage		$V_{DSS}$	40	V	
Gate-to-Source Voltage	Э		V <sub>GS</sub>	±20	V
Continuous Drain	Steady	T <sub>C</sub> = 25°C	I <sub>D</sub>	49	Α
Current R <sub>θJC</sub> (Notes 1, 2, 3)		T <sub>C</sub> = 100°C		35	
Power Dissipation	State	T <sub>C</sub> = 25°C	P <sub>D</sub>	38	W
R <sub>θJC</sub> (Notes 1, 2)		T <sub>C</sub> = 100°C		19	
Continuous Drain		T <sub>A</sub> = 25°C	I <sub>D</sub>	14	Α
Current R <sub>θJA</sub> (Notes 1, 2, 3)	Steady State	T <sub>A</sub> = 100°C		10	
Power Dissipation		T <sub>A</sub> = 25°C	P <sub>D</sub>	3.0	W
R <sub>θJA</sub> (Notes 1 & 2)		T <sub>A</sub> = 100°C		1.5	
Pulsed Drain Current	$T_A = 25^{\circ}C, t_p = 10 \ \mu s$		I <sub>DM</sub>	169	Α
Operating Junction and Storage Temperature		T <sub>J</sub> , T <sub>stg</sub>	-55 to + 175	°C	
Source Current (Body Diode)		I <sub>S</sub>	31	Α	
Single Pulse Drain-to-Source Avalanche Energy ( $T_J = 25$ °C, $I_{L(pk)} = 3$ A)		E <sub>AS</sub>	72	mJ	
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		TL	260	°C	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State	$R_{\theta JC}$	4	°C/W
Junction-to-Ambient - Steady State (Note 2)	Raja	49	1

- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Surface-mounted on FR4 board using a 650 mm<sup>2</sup>, 2 oz. Cu pad.
- 3. Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.





## ON Semiconductor®

#### www.onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX
40 V	8.1 mΩ @ 10 V	49 A

#### **Dual N-Channel**





#### XXXXXX = 5C466N (NVMFD5C466N)

or 466NWF (NVMFD5C466NWF)

Α = Assembly Location

Υ = Year W = Work Week = Lot Traceability

#### **ORDERING INFORMATION**

See detailed ordering, marking and shipping information on page 5 of this data sheet.

## **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise specified)


Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS					1		1
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		40			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /				23		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V, T <sub>J</sub> = 25 °	T <sub>J</sub> = 25 °C			10	μΑ
		$V_{DS} = 40 \text{ V}$	T <sub>J</sub> = 125°C			100	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 V, V_{GS}$	= 20 V			100	nA
ON CHARACTERISTICS (Note 4)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D =$	= 250 μA	2.5		3.5	V
Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				-6.4		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 15 A		6.75	8.1	mΩ
CHARGES, CAPACITANCES & GATE RE	SISTANCE						
Input Capacitance	C <sub>ISS</sub>				650		pF
Output Capacitance	C <sub>OSS</sub>	V <sub>GS</sub> = 0 V, f = 1 MHz	z, V <sub>DS</sub> = 25 V		320		
Reverse Transfer Capacitance	C <sub>RSS</sub>				14		
Total Gate Charge	Q <sub>G(TOT)</sub>				11		
Threshold Gate Charge	Q <sub>G(TH)</sub>				2.3		nC
Gate-to-Source Charge	$Q_{GS}$	$V_{GS} = 10 \text{ V}, V_{DS} = 32 \text{ V}; I_D = 15 \text{ A}$			3.6		
Gate-to-Drain Charge	$Q_{GD}$				1.8		
Plateau Voltage	V <sub>GP</sub>				4.8		V
SWITCHING CHARACTERISTICS (Note 5)	)						
Turn-On Delay Time	t <sub>d(ON)</sub>				9.0		
Rise Time	t <sub>r</sub>	$V_{GS}$ = 10 V, $V_{DS}$ = 32 V, $I_{D}$ = 15 A, $R_{G}$ = 1.0 $\Omega$			22		ns ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>				19		
Fall Time	t <sub>f</sub>				6.0		1
DRAIN-SOURCE DIODE CHARACTERIS	TICS						
Forward Diode Voltage	$V_{SD}$	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C		0.9	1.2	.,
	I <sub>S</sub> = 15 A	T <sub>J</sub> = 125°C		0.7		V	
Reverse Recovery Time	t <sub>RR</sub>	V <sub>GS</sub> = 0 V, dIS/dt = 100 A/μs, I <sub>S</sub> = 15 A			24		
Charge Time	t <sub>a</sub>				11		ns
Discharge Time	t <sub>b</sub>				13		1
Reverse Recovery Charge	Q <sub>RR</sub>				10		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.

5. Switching characteristics are independent of operating junction temperatures.

## **TYPICAL CHARACTERISTICS**



## **TYPICAL CHARACTERISTICS**




Figure 7. Capacitance Variation

Figure 8. Gate-to-Source vs. Total Charge

12




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Drain Current vs. Time in Avalanche

# **TYPICAL CHARACTERISTICS**





Figure 13. Thermal Response

## **DEVICE ORDERING INFORMATION**

Device	Marking	Package	Shipping <sup>†</sup>
NVMFD5C466NT1G	5C466N	DFN8 (Pb-Free)	1500 / Tape & Reel
NVMFD5C466NWFT1G	466NWF	DFN8 (Pb-Free, Wettable Flanks)	1500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.





\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

*	This information is generic. Please refer to
	device data sheet for actual part marking.
	Pb-Free indicator, "G" or microdot "■", may
	or may not be present. Some products may
	not follow the Generic Marking.

= Work Week

= Lot Traceability

= Year

Υ

W

77

**DOCUMENT NUMBER:** 

= Assembly Location

Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

**DESCRIPTION:** DFN8 5X6, 1.27P DUAL FLAG (SO8FL-DUAL)

98AON50417E

**PAGE 1 OF 1** 

**DIMENSION: MILLIMETERS** 

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales