General Description

The MAX1970/MAX1971/MAX1972 dual-output currentmode PWM buck regulators operate from 2.6V to 5.5V input and deliver a minimum of 750mA on each output. The MAX1970 and MAX1972 operate at a fixed 1.4MHz (MAX1971 operates at 700kHz) to reduce output inductor and capacitor size and cost. Switching the regulators 180° out-of-phase also reduces the input capacitor size and cost. Ceramic capacitors can be used for input and output.

The output voltages are programmable from 1.2V to V_{IN} using external feedback resistors, or can be preset to 1.8V or 3.3V for output 1 and 1.5V or 2.5V for output 2. When one output is higher than 1.2V, the second can be configured down to sub-1V levels. Output accuracy is better than $\pm 1\%$ over variations in load, line, and temperature. Internal soft-start reduces inrush current during startup.

All devices feature power-on reset (\overline{POP}) . The MAX1971 includes a reset input (RSI), which forces POR low for 175ms after RSI goes low. The MAX1970 and MAX1972 include an open-drain power-fail output (PFO) that monitors input voltage and goes high when the input falls below 3.94V. For USB-powered xDSL modems, this output can be used to detect USB power failure. A minimum switching frequency of 1.2MHz ensures operation outside the xDSL band.

Applications

xDSL Modems xDSL Routers Copper Gigabit SFP and GBIC Modules

USB-Powered Devices Dual LDO Replacement

Typical Operating Circuit

MAXIM

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

Features

- ♦ **Current-Mode, 1.4MHz Fixed-Frequency PWM Operation**
- ♦ **180° Out-of-Phase Operation Reduces Input Capacitor**
- ♦ **±1% Output Accuracy Over Load, Line, and Temperature Ranges**
- ♦ **750mA Guaranteed Output Current**
- ♦ **2.6V to 5.5V Input**
- ♦ **Power-On Reset Delay of 16.6ms (MAX1970) or 175ms (MAX1971 and MAX1972)**
- ♦ **Power-Fail Output (MAX1970 and MAX1972 Only)**
- ♦ **Power-On Reset Input (MAX1971 Only)**
- ♦ **Operation Outside xDSL Band**
- ♦ **Ultra-Compact Design with Smallest External Components**
- ♦ **Outputs Adjustable from 0.8V to VIN or 1.8V/3.3V and 1.5V/2.5V Preset**
- ♦ **All-Ceramic Capacitor Application**
- ♦ **Soft-Start Reduces Inrush Current**

Ordering Information

Pin Configuration

__ Maxim Integrated Products ¹

ABSOLUTE MAXIMUM RATINGS

IN, EN, FBSEL1, FBSEL2, PFO, POR,

Continuous Power Dissipation $(T_A = +70^{\circ}C)$ 16-Pin QSOP (derate 8.3mW/°C above +70°C)...........667mW Operating Temperature Range-40°C to +85°C Storage Temperature Range-65°C to +150°C Lead Temperature (soldering, 10s)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(V_{IN} = V_{CC} = V_{EN} = 5V, Rpora = 100kΩ to IN, Rp_{FO} = 100kΩ to IN, V_{RSI} = 0, C_{REF} = 0.1μF, FBSEL1 = unconnected, FBSEL2 = unconnected, $T_A = 0^\circ C$ to +85°C, unless otherwise noted. Typical values are at $T_A = +25^\circ C$.)

ELECTRICAL CHARACTERISTICS (continued)

(V_{IN} = V_{CC} = V_{EN} = 5V, Rpor = 100kΩ to IN, Rp_{FO} = 100kΩ to IN, V_{RSI} = 0, C_{REF} = 0.1μF, FBSEL1 = unconnected, FBSEL2 = unconnected, $T_A = 0^\circ C$ to +85°C, unless otherwise noted. Typical values are at $T_A = +25^\circ C$.)

ELECTRICAL CHARACTERISTICS (continued)

(V_{IN} = V_{CC} = V_{EN} = 5V, Rpor = 100kΩ to IN, Rp_{FO} = 100kΩ to IN, V_{RSI} = 0, C_{REF} = 0.1μF, FBSEL1 = unconnected, FBSEL2 = unconnected, $T_A = 0^\circ C$ to +85°C, unless otherwise noted. Typical values are at $T_A = +25^\circ C$.)

ELECTRICAL CHARACTERISTICS

(Vin = Vcc = Vεn = 5V, VFB1 = VFB2 = 1.15V, RPOR = 100kΩ to IN, RpF0 = 100kΩ to IN, RSI = 0, Cvcc = 0.1µF, CreF = 0.1µF, FBSEL1 = unconnected, FBSEL2 = unconnected, **T ^A = -40°C to +85°C.**) (Note 2)

ELECTRICAL CHARACTERISTICS (continued)

(Vin = Vcc = Ven = 5V, VFB1 = VFB2 = 1.15V, RPOR = 100kΩ to IN, RpF0 = 100kΩ to IN, RSI = 0, C_{VCC} = 0.1µF, CREF = 0.1µF, FBSEL1 = unconnected, FBSEL2 = unconnected, **T ^A = -40°C to +85°C.**) (Note 2)

ELECTRICAL CHARACTERISTICS (continued)

(Vin = Vcc = Ven = 5V, VFB1 = VFB2 = 1.15V, RPOR = 100kΩ to IN, RpF0 = 100kΩ to IN, RSI = 0, C_{VCC} = 0.1µF, CREF = 0.1µF, FBSEL1 = unconnected, FBSEL2 = unconnected, **T ^A = -40°C to +85°C.**) (Note 2)

Note 1: See the Output Voltage Selection section.

Note 2: Specifications to T_A = -40°C are guaranteed by design and not production tested.

Typical Operating Characteristics

$(T_A = +25^{\circ}C$, unless otherwise noted.)

MAX1970/MAX1971/MAX1972 *Z L* 6 L X V M / L L 6 L X V M / O *L* 6 L X V M

Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}C,$ unless otherwise noted.)

 $V_{IN} = 5V$ V_{OUT1} = 1.8V, V_{OUT2} = 2.5V
I_{OUT1} = 500mA, I_{OUT2} = 500mA

LOAD-TRANSIENT RESPONSE

MAX1970TOC10

0.01 0.1 1 10 MAX1970TOC12

MAXIMUM OUTPUT TRANSIENT DURATION (^µs)

Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}C$, unless otherwise noted.)

 $V_{IN} = 5V$ $V_{OUT1} = 1.8V, V_{OUT2} = 2.5V$ $I_{\text{OUT1}} = 500$ mA, $I_{\text{OUT2}} = 500$ mA

ENABLE RESPONSE

MAX1970 $V_{IN} = 5V$ $V_{\text{OUT1}} = 3.3V, V_{\text{OUT2}} = 2.5V$ $I_{\text{OUT1}} = 375 \text{mA}$, $I_{\text{OUT2}} = 375 \text{mA}$

Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}C,$ unless otherwise noted.)

Pin Description

MAXM

Pin Description (continued)

Detailed Description

The MAX1970/MAX1971/MAX1972 are dual-output, fixed-frequency, current-mode, PWM, step-down DC-DC converters. The MAX1970 and MAX1972 switch at 1.4 MHz while the MAX1971 switches at 700kHz. The two converters on each IC switch 180° out of phase with each other to reduce input ripple current. The high-switching frequency allows use of smaller capacitors for filtering and decoupling. Internal synchronous rectifiers improve efficiency and eliminate the typical Schottky freewheeling diode. The on-resistances of the internal MOSFETs are used to sense the switch currents for controlling and protecting the MOSFETs, eliminating current-sensing resistors to further improve efficiency and cost.

The input voltage range is 2.6V to 5.5V. Each converter has a three-mode feedback input. Internally, OUT1 is set to either 3.3V or 1.8V, and OUT2 to 2.5V or 1.5V by connecting FBSEL1 and FBSEL2 to V_{CC} or GND, respectively. When FBSEL1 or FBSEL2 are floating, each output can be set to any voltage between 1.2V and V_{IN} through an external resistive divider. Having an output below 1.2V is also possible (see the Output Voltage Selection section).

DC-DC Controller

The MAX1970/MAX1971/MAX1972 family of step-down converters uses a pulse-width-modulating (PWM) currentmode control scheme. The heart of the current-mode PWM controller is an open-loop comparator that compares the integrated voltage-feedback signal against the sum of the amplified current-sense signal and the slope compensation ramp. At each rising edge of the internal clock, the internal high-side MOSFET turns on until the PWM comparator trips. During this on time, current ramps up through the inductor, sourcing current to the output and storing energy in a magnetic field. The current-mode feedback system regulates the peak inductor current as a function of the output voltage error signal. Since the average inductor current is nearly the same as the peak inductor current (assuming that the inductor value is relatively high to minimize ripple current), the circuit acts as a switch-mode transconductance amplifier. It pushes the output LC filter pole, normally found in a voltage-mode PWM, to a higher frequency. To preserve inner loop stability and eliminate inductor stair casing, a slope-compensation ramp is summed into the main PWM comparator. During the second half of the cycle, the internal high-side MOSFET

Figure 1. Functional Diagram

turns off and the internal low-side n-channel MOSFE T turns on. Now the inductor releases the stored energy as its current ramps down while still providing current to the output. The output capacitor stores charge when the inductor current exceeds the load current and discharges when the inductor current is lower, smoothing the voltage across the load. Under overload conditions, when the inductor current exceeds the current limit (see the Current Limit section), the high-side MOSFET is not turned on at the rising edge of the clock and the lowside MOSFET remains on to let the inductor current ramp down.

Current Sense

The current-sense circuit amplifies the current-sense voltage generated by the high-side MOSFET's on-resis t ance and the inductor current $(R_{DS(ON)} \times I_{INDUCTOR})$. This amplified current-sense signal and the internal slope compensation signal are summed together into

the PWM comparator's inverting input. The PWM comparator turns off the internal high-side MOSFET when this sum exceeds the integrated feedback voltage.

Current Limit

The internal MOSFET has a current limit of 1.2A (typ). If the current flowing out of LX_ exceeds this maximum, the high-side MOSFET turns off and the synchronous rectifier MOSFET turns on. This lowers the duty cycle and causes the output voltage to droop until the current limit is no longer exceeded. There is also a synchronous rectifier current limit of -0.85A. This is to protect the device from current flowing into LX_. If the negative current limit is exceeded, the synchronous rectifier is turned off, and the inductor current continues to flow through the high-side MOSFET body diode back to the input until the beginning of the next cycle or until the inductor current drops to zero.

V_{CC} Decoupling Due to the high-switching frequency and tight outpu t tolerance $(\pm 1\%)$, decoupling between IN and V_{CC} is recommended. Connect a 10 Ω resistor between IN and V_{CC} and a 0.1µF ceramic capacitor from V_{CC} to GND. Place the resistor and capacitor as close to V_{CC} as possible.

Startup To reduce the supply inrush current, soft-start circuitry ramps up the output voltage during startup. This is done by charging the REF capacitor with a current source of 25µA. Once REF reaches 1.2V, the output i s in full regulation. The soft-start time is determined from:

$$
t_{SS} = \frac{V_{REF}}{I_{REF}}C_{REF} = 4.8 \times 10^4 \times C_{REF}
$$

Soft-start occurs when power is first applied, and when EN is pulled high with power already present. The part also goes through soft-start when coming out of undervoltage lockout (UVLO) or thermal shutdown. The range of capacitor values for C_{REF} is from 0.01µF to 1.0µF.

Undervoltage Lockout

If V_{CC} drops below 2.35V, the MAX1970/MAX1971/ MAX1972 assume that the supply voltage is too low t o provide a valid output voltage, and the UVLO circui t inhibits switching. Once V_{CC} rises above 2.4V, the UVLO is disabled and the soft-start sequence initiates.

Enable

A logic-enable input (EN) is provided. For normal operation, drive EN logic high. Driving EN low turns off both outputs, and reduces the input supply current to approximately 1µA.

MAXM

Power-Fail Output

The input voltage is sensed for 5V (typical USB applications), and if V_{CC} drops below 3.94V, the power-fail output (PFO) goes high. The time from PFO going high to the outputs going out of regulation depends on the operating output voltage and currents, and the upstream 5V bus storage capacitor value, which is 120µF minimum (per USB specification, version 2.0). The lower the operating voltages and currents, and the higher the storage capacitor, the longer the elapsed time. PFO is an opendrain output, and a 10kΩ to 100kΩ pullup resistor to V_{CC}, or either output, is recommended.

Power-On Reset

Power-on reset (POR) provides a system reset signal. During power-up, POR is held low until both outputs reach 92% of their regulated voltages, POR continues to be held low for a delayed period, and then goes high. This delay time (T D) for MAX1970 is 16.6ms. The MAX1971 and MAX1972 have a delay of 175ms. Figure 2 is an example of a timing diagram.

The POR comparator is designed to be relatively immune to short-duration negative-going output glitches.The Typical Operating Characteristics gives a plot of maximum transient duration vs. POR comparator overdrive. The graph was generated using a negative-going pulse applied to an output, starting at 100mV above the actual POR threshold, dropping below the POR threshold by the percentage indicated as comparator overdrive, and then returning to 100mV above the threshold. The graph indicates the maximum pulse width the output transient can have without causing POR to trip low.

Reset Input

Reset input (RSI) is an input on the MAX1971 that, when driven high, forces the POR to go low. When RSI goes low, POR goes through a delay time identical to a power-up event. See Figure 2 for timing diagram. RSI allows software to command a system reset. RSI must be high for a minimum period of 1µs in order to initiate the POR.

Thermal-Overload Protection

Thermal-overload protection limits total power dissipation. When the IC's junction temperature exceeds $T_J =$ +170°C, a thermal sensor shuts down the device, allowing the IC to cool. The thermal sensor turns the part on again after the junction temperature cools by 20°C. This results in a pulsed output during continuous overload conditions.

During a thermal event, POR goes low, PFO goes high, and soft-start is reset.

Figure 2. Timing Diagram

Design Procedure

Output Voltage Selection

Both output voltages can be selected in three different ways as indicated by Table 1. Each output has two preset voltages that can be set using FBSEL_ and it can also be set to any voltage from 0.8V to V_{IN} by using an external resistor voltage-divider.

To use a resistor-divider to set the output voltage to 1.2V or higher (Figure 5), connect a resistor from FB_ to OUT_ (R_ a), and connect a resistor from FB_ to GND (R_{_b}). Select the value of R_{_b}, between 10kΩ and 30k Ω . Then R_a is calculated by:

$$
R_{a} = R_{b} \times \left[\frac{V_{OUT}}{1.2} - 1 \right]
$$

A resistor-divider can also be used to set the voltage of one output from 0.8V to 1.2V. To do this, the other output must be above 1.2V. Figure 6 shows an example of this where OUT1 is set to 1V. To set the output voltage to less than 1.2V, connect a resistor from FB1 to OUT1 (R1), and from FB1 to OUT2 (R2). Select values of R1 and R2 such that current flowing through R1 and R2 is about 100µA and following equation is satisfied:

$$
R1 = R2 \frac{V_{OUT1} - 1.2}{1.2 - V_{OUT2}}
$$

Each output is capable of continuously sourcing up to 750mA of current as long as the following condition is met:

$$
\frac{V_{OUT1} \times I_{OUT1} + V_{OUT2} \times I_{OUT2}}{V_{IN}} \le 1.05 A
$$

Inductor Value

A 3.3µH to 6.8µH inductor with a saturation current of 800mA (min) is recommended for most applications. For best efficiency, the inductor's DC resistance should be less than 100m Ω , and saturation current should be greater than 1A. See Table 2 for recommended inductors and manufacturers.

Figure 3. Typical Application Circuit 1

Figure 5. Setting the Output Voltage with External Resistors

Figure 6. Setting an Output Below 1.2V

Table 1. Output Voltage Settings

For most designs, a reasonable inductor value (LINIT) is derived from the following equation:

$$
L_{INIT} = \frac{V_{OUT}(V_{IN} - V_{OUT})}{V_{IN} \times LIR \times I_{OUT(MAX)} \times f_{OSC}}
$$

Keep the inductor current ripple percentage LIR between 20% and 40% of the maximum load current for best compromise of cost, size, and performance. The maximum inductor current is:

$$
I_{L(MAX)} = \left[1 + \frac{LIR}{2}\right] I_{OUT(MAX)}
$$

Input Capacitor

The input filter capacitor reduces peak currents drawn from the power source and reduces noise and voltage ripple on the input caused by the circuit's switching. The input capacitor must meet the ripple current requirement (IRMS) imposed by the switching currents defined by the following equation:

$$
I_{RMS} = \frac{1}{V_{IN}} \sqrt{\frac{0_{UT1}2 \times V_{OUT1}(V_{IN} - V_{OUT1}) + 1}{V_{OUT2}2 \times V_{OUT2}(V_{IN} - V_{OUT2})}}
$$

A ceramic capacitor is recommended due to its low equivalent series resistance (ESR), equivalent series inductance (ESL), and lower cost. Choose a capacitor that exhibits less than a 10°C temperature rise at the maximum operating RMS current for optimum long-term reliability.

Output Capacitor

The key selection parameters for the output capacitor are its capacitance, ESR, ESL, and the voltage rating requirements. These affect the overall stability, output ripple voltage, and transient response of the DC-DC converter.

The output ripple is due to variations in the charge stored in the output capacitor, the voltage drop due to the capacitor's ESR, and the voltage drop due to the capacitor's ESL.

 $V_{\text{RIPPLE}} = V_{\text{RIPPLE}}(c) + V_{\text{RIPPLE}}(ESR) + V_{\text{RIPPLE}}(ESL)$

The output voltage ripple due to the output capacitance, ESR, and ESL is:

$$
V_{RIPPLE(C)} = \frac{I_{P-P}}{8 \times C_{OUT} \times f_{SW}}
$$

$$
V_{RIPPLE(ESR)} = I_{P-P} \times ESR
$$

 V RIPPLE (ESL) = (IP-P/TON) \times ESL or (IP-P/TOFF) \times ESL whichever is greater.

IP-P is the peak-to-peak inductor current:

$$
I_{P-P} = \frac{V_{IN} - V_{OUT}}{f_{SW} \times L} \times \frac{V_{OUT}}{V_{IN}}
$$

These equations are suitable for initial capacitor selection, but final values should be set by testing a prototype or evaluation circuit. As a rule, a smaller ripple current results in less output voltage ripple. Since the inductor ripple current is a factor of the inductor value, the output voltage ripple decreases with larger inductance. Ceramic capacitors are recommended due to their low ESR and ESL at the switching frequency of the converter. For ceramic capacitors, the ripple voltage due to ESL is negligible.

Load transient response depends on the selected output capacitor. During a load transient, the output instantly changes by ESR \times ΔI _{LOAD}. Before the con-

Table 2. Suggested Inductors

troller can respond, the output deviates further, depending on the inductor and output capacitor values. After a short time (see the Typical Operating Characteristics), the controller responds by regulating the output voltage back to its nominal state. The controller response time depends on the closed-loop bandwidth. With a higher bandwidth, the response time is faster, thus preventing the output from deviating further from its regulating value.

Compensation Design

An internal transconductance error amplifier is used to compensate the control loop. Connect a series resistor and capacitor between COMP and GND to form a polezero pair. The external inductor, internal high-side MOSFET, output capacitor, compensation resistor, an d compensation capacitor determine the loop stability. The inductor and output capacitor are chosen based on performance, size, and cost. Additionally, the compensation resistor and capacitor are selected to optimize control-loop stability. The component values shown in the typical application circuits (Figures 3, 4, and 5) yield stable operation over a broad range of input-to-output voltages.

The controller uses a current-mode control scheme that regulates the output voltage by forcing the require d current through the external inductor. The voltage across the internal high-side MOSFET's on-resistanc e $(RDS(ON))$ is used to sense the inductor current. Current mode control eliminates the double pole caused by the inductor and output capacitor, which has large phas e shift that requires more elaborate error-amplifier compensation. A simple Type 1 compensation with single compensation resistor (R C) and compensation capacitor (CC) is all that is needed to have a stable and highbandwidth loop.

The basic regulator loop consists of a power modulator, an output feedback divider, and an error amplifier. The power modulator has DC gain set by gmc x RLOAD, with a pole and zero pair set by RLOAD, the output capacitor (COUT), and its ESR. Below are equations that define the power modulator:

$$
G_{MOD} = gmc \times R_{LOAD}
$$

The pole frequency for the modulator is:

$$
fp_{MOD} = \frac{1}{2\pi \times C_{OUT} \times (R_{LOAD} + ESR)}
$$

The zero frequency for the output capacitor ESR is:

$$
f_{ZESR} = \frac{1}{2\pi \times C_{OUT} \times ESR}
$$

where, $R_{LOAD} = V_{OUT}/I_{OUT/MAX}$, and $GMC = 2\mu S$. The feedback divider has a gain of $GFB = VFB/VOUT$, where VFB is equal to 1.2V. The transconductance error amplifier has a DC gain, GEA(DC), of 60dB. A dominant pole is set by the compensation capacitor, C C, the output resistance of the error amplifier (R_{OEA}), 20M Ω , and the compensation resistor, R_C. A zero is set by R_C and C_C.

The pole frequency set by the transconductance amplifier output resistance, and compensation resistor and capacitor is:

$$
fp_{EA} = \frac{1}{2\pi \times C_C \times R_{OEA}}
$$

The zero frequency set by the compensation capacito r and resistor is:

$$
fZ_{EA} = \frac{1}{2\pi \times C_C \times R_C}
$$

For best stability and response performance, the closed-loop unity-gain frequency must be much highe r than the modulator pole frequency. In addition, the closed-loop unity-gain frequency should be approximately 50kHz. The loop gain equation at unity gain frequency then is:

$$
G_{EAf(c)} \times G_{MODf(c)} \times \frac{V_{FB}}{V_O} = 1
$$

Where $GEA(fc) = gmEA \times RC$, and $GMOD(fc) = gmc \times$ R _{LOAD} \times fp_{MOD}/_{fc}, where gm_{EA} = 50 μ S, R_C can be calculated as:

$$
R_C = \frac{V_O}{gm_{EA} \times V_{FB} \times G_{MODf(c)}}
$$

The error-amplifier compensation zero formed by R C and C C is set at the modulator pole frequency at maximum load. C_C is calculated as follows:

$$
C_C = V_{OUT} \times \frac{C_{OUT}}{R_C \times I_{OUT(MAX)}}
$$

As the load current decreases, the modulator pole also decreases; however, the modulator gain increases accordingly, and the closed-loop unity-gain frequency remains the same. Below is a numerical example to calculate R_C and C_C values of the typical application circuit of Figure 4, where:

 $V_{\text{OUT}} = 2.5V$

 I OUT(MAX) = $0.6A$

 $C_OUT = 10\mu F$

 $RESR = 0.010\Omega$

 $gmeA = 50\mu S$

 $gmc = 2S$

 $f_{SWITCH} = 1.4MHz$

 R LOAD = V OUT/ V IOUT(MAX) = 2.5V/0.6A = 4.167 Ω

 $f(pMOD = 1/[2\pi COUT (RLOAD + RESR)] = 1/[2\pi X]$ 10×10^{-6} (4.167 + 0.01)] = 3.80kHz.

fzesR = $1/[2π$ C_{OUT} ResR] = $1/[2π \times 10 \times 10^{-6} \times$ 0.01] = 1.59MHz.

Pick a closed-loop unity-gain frequency (fc) of 50kHz. The power modulator gain at fc is:

 $G_{MOD}(fc) = gmc \times R_{LOAD} \times f p_{MOD}/f_c = 2 \times 4.167$ x 3.80 $k/50k = 0.635$

then:

 $RC = V_O/(gmeA VFB GMOD(fc)) = 2.5/(50 \times 10^{-6} \text{ x})$ 1.2×0.635) ≈ 62k Ω

 $CC = VOUT \times (COUT/RC) \times IOUT(MAX) = 2.5 \times 4.7$ $x 10^{-6}$ /62k x 0.6 ≈ 680pF

Applications Information

PCB Layout

Careful PCB layout is critical to achieve clean and stable operation. The switching power stage requires particular attention. Follow these guidelines for good PCB layout:

- 1) Place decoupling capacitors as close to IC pins as possible. Keep power ground plane (connected to PGND) and signal ground plane (connected to GND) separate. Connect the two ground planes together with a single connection from PGND to GND.
- 2) Input and output capacitors are connected to the power ground plane; all other capacitors are connected to signal ground plane.
- 3) Keep the high-current paths as short and wide as possible.
- 4) If possible, connect IN, LX1, LX2, and PGND separately to a large land area to help cool the IC to further improve efficiency and long-term reliability.
- 5) Ensure all feedback connections are short and direct. Place the feedback resistors as close to the IC as possible.
- 6) Route high-speed switching nodes away from sensitive analog areas (FB1, FB2, COMP1, COMP2).

Chip Information

TRANSISTOR COUNT: 5428 PROCESS: BiCMOS

Package Information

For the latest package outline information and land patterns, go to **www.maxim-ic.com/packages**.

Revision History

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 ____________________ **²¹**

© 2009 Maxim Integrated Products Maxim is a registered trademark of Maxim Integrated Products, Inc.