



ABSTRACT

This user's guide describes the characteristics, operation, and use of the TMUX646EVM evaluation module (EVM), which is represented by TMUX646EVM in this user's guide. A complete schematic diagram, printed-circuit board layouts, and bill of materials are included in this document.

Table of Contents

1 Introduction	2
2 Information About Cautions and Warnings	3
3 Features of this EVM	4
4 EVM Images	4
5 EVM Setup	6
6 PCB Layouts	12
7 Schematics	16
8 Bill of Materials	20
9 Related Documentation	20

List of Figures

Figure 1-1. TMUX646EVM: Topside.....	2
Figure 1-2. TMUX646EVM: Backside.....	3
Figure 4-1. TMUX646EVM Front and Back.....	4
Figure 5-1. TMUX646EVM Power Connections for U1 and U2.....	7
Figure 6-1. Top View Illustration of the TMUX646EVM Layout.....	12
Figure 6-2. First Internal Layer Illustration of the TMUX646EVM Layout.....	13
Figure 6-3. Second Internal Layer Illustration of the TMUX646EVM Layout.....	14
Figure 6-4. Bottom Layer Illustration of the TMUX646EVM Layout.....	15
Figure 7-1. TMUX646EVM U1 Schematic (Editor View).....	16
Figure 7-2. TMUX646EVM U1 Schematic (DNI View).....	17
Figure 7-3. TMUX646EVM U2 Schematic (Editor View).....	18
Figure 7-4. TMUX646EVM U2 Schematic (DNI View).....	19

List of Tables

Table 5-1. Configurable Load Matrix.....	6
Table 5-2. 3-Pin Header: Signal to Pin Matrix.....	7
Table 5-3. Jumper ID to EVM Orientation Matrix.....	7
Table 5-4. TMUX646EVM: Truth Table.....	8
Table 5-5. TMUX646EVM Board Configuration – Control Signals.....	8
Table 5-6. TMUX646EVM: Logic Levels.....	8
Table 5-7. TMUX646EVM Board Configuration – I/O Signals.....	9
Table 8-1. TMUX646EVM Bill of Materials.....	20

Trademarks

All trademarks are the property of their respective owners.

1 Introduction

The TMUX646EVM allows for quick testing of the TMUX646 in the BGA (ZEC) package with easily configurable loads for DC characterization and the option of testing one of the channels with SMA connectors by utilizing the pads for SMA ports, a second TMUX646 in a BGA (ZEC) package, and termination resistors.

The top side of the TMUX646EVM




Figure 1-1. TMUX646EVM: Topside

The back side of the TMUX646EVM




Figure 1-2. TMUX646EVM: Backside

2 Information About Cautions and Warnings

The information in the warning statement is provided for personal protection and the information in the caution statement is provided to protect the equipment from damage. Read each caution and warning statement carefully.



CAUTION

This EVM contains components that can potentially be damaged by electrostatic discharge. Always transport and store the EVM in its supplied ESD bag when not in use. Handle using an antistatic wristband. Operate on an antistatic work surface. For more information on proper handling, see [Electrostatic Discharge \(ESD\) application report](#).


3 Features of this EVM

The EVM has the following features:

- A TMUX646 in a small BGA (ZEC) package
- 1 power supply decoupling capacitor attached (0.1 μ F)
- Additional 0805 pad for additional supply decoupling capacitor.
- Quick prototyping and DC testing of the 36 pin TMUX646 in the BGA (ZEC) package
- All 34 signal paths have test points attached to allow for flexible measurements
- All 30 drain and source pins have 805 pads for differential or single ended loads
- All analog I/O and digital input pins have jumpers that connect to VDD and Ground
- Additional TMUX646ZEC IC pad with SMA pads for 1 differential channel (CLK) and termination resistor pads for unused channels

4 EVM Images

TMUX646EVM Front and Back with component ID's shown.






Figure 4-1. TMUX646EVM Front and Back

5 EVM Setup

The following instructions are for setting up the EVM:

1. If you desire to use this EVM with all channels loaded, then solder down your chosen 0805 components to the channels you wish to test. [Table 5-1](#) describes which loads correspond to what pin on the TMUX646.

Table 5-1. Configurable Load Matrix

Pin Name	0805 Resistor Pad ID (SE)	0805 Capacitor Pad ID (D)	0805 Resistor Pad ID (D)
D1P	R12	C4	R10
D1N	R11	C4	R10
D2P	R9	C3	R7
D2N	R8	C3	R7
D3P	R6	C2	R4
D3N	R5	C2	R4
D4P	R3	C1	R1
D4N	R2	C1	R1
CLKP	R14	C5	R13
CLKN	R15	C5	R13
DA1P	R21	C7	R19
DA1N	R20	C7	R19
DA2P	R24	C8	R22
DA2N	R23	C8	R22
DA3P	R27	C9	R25
DA3N	R26	C9	R25
DA4P	R30	C10	R28
DA4N	R29	C10	R28
CLKAP	R17	C6	R16
CLKAN	R18	C6	R16
DB1P	R36	C12	R34
DB1N	R35	C12	R34
DB2P	R39	C13	R37
DB2N	R38	C13	R37
DB3P	R42	C14	R40
DB3N	R41	C14	R40
DB4P	R45	C15	R43
DB4N	R44	C15	R43
CLKBP	R33	C11	R31
CLKBN	R32	C11	R31

- Power the board by attaching a 1.65 V – 5.5 V power supply, current limited to 25 mA, with the positive terminal attached to TP33 or TP34 at the top right of the board under the label *U1 VDD*. Attached the negative terminal to TP35 or TP36 at the top right of the board above the label *GND*. The TMUX646 is now powered. To power U2, attach the positive power terminal to TP39 or TP40. [Figure 5-1](#) below shows the test points circled in red.

TMUX646EVM Power Connections for U1 and U2. Both IC pads share the same ground connection




Figure 5-1. TMUX646EVM Power Connections for U1 and U2.

- This EVM comes with shunts to connect the jumpers – The jumpers have three pins and are set up in the following way.

Table 5-2. 3-Pin Header: Signal to Pin Matrix

Position 1	Position 2	Position 3
GND	Floating	VDD

With the EVM in the same orientation (as shown in [Figure 4-1](#)), the jumpers and their positions are oriented according to [Table 5-3](#). All headers have their respective 2nd pin in the center with a pin above and pin below. This is the second position of the header.

Table 5-3. Jumper ID to EVM Orientation Matrix

Jumper ID	IC ID	Position 1 – (GND)	Position 3 – (VDD)
J1 – J16	U1	LEFT	RIGHT
J17 – J30	U1	RIGHT	LEFT
J31, J32	U1	RIGHT	LEFT
J33, J34	U2	BOTTOM	TOP

- Next, please refer to [Table 5-4](#) below to prepare the EN and SEL pins to configure the channels.

Table 5-4. TMUX646EVM: Truth Table

EN	SEL	Channels Selected
1	x	Device Disabled
0	0	xP; xN <-> xAP; xAN Connected
		xP; xN <-> xBP; xBN Disconnected
0	1	xP; xN <-> xBP; xBN Connected
		xP; xN <-> xAP; xAN Disconnected

Please see [Table 5-5](#) for jumper configurations on the SEL and EN pin.

Table 5-5. TMUX646EVM Board Configuration – Control Signals

Jumper ID	Test Point ID	IC – Pin	Shunt Position 1	Shunt Position 2	Board Function
J31	TP31	U1 – /OE	1	2	U1 Enabled
			3	2	U1 Disabled
			N/A	N/A	Floating; Attach External Enable Source
J33	TP41	U2 – /OE	1	2	U2 Enabled
			3	2	U2 Disabled
			N/A	N/A	Floating; Attach External Enable Source
J32	TP32	U1 – SEL	1	2	U1 – A Channel Connected
			3	2	U1 – B Channel Connected
			N/A	N/A	Floating; Attach External Select Source
J34	TP42	U2 – SEL	1	2	U2 – A Channel Connected
			3	2	U2 – B Channel Connected
			N/A	N/A	Floating; Attach External Select Source

The TMUX646 has 1.8 V compatible logic thresholds, where digital signal levels are compatible for a 1.8 V system, independent of supply voltage. Refer to [Table 5-6](#) below for defined logic levels.

Table 5-6. TMUX646EVM: Logic Levels

Parameter	Min	Max
Input High Voltage	1.4 V	5.5 V
Input Low Voltage	0 V	0.5 V

- Next, configure the multiplexer's channels based on [Table 5-7](#).

Table 5-7. TMUX646EVM Board Configuration – I/O Signals

Jumper ID	TP ID	IC – Pin	Shunt Position 1	Shunt Position 2	Board Function
J1	TP1	U1 – D4P	3	2	IC Pin = VDD
			2	1	IC Pin = GND
			N/A	N/A	IC Pin = Float
J2	TP2	U1 – D4N	3	2	IC Pin = VDD
			2	1	IC Pin = GND
			N/A	N/A	IC Pin = Float
J3	TP3	U1 – D3P	3	2	IC Pin = VDD
			2	1	IC Pin = GND
			N/A	N/A	IC Pin = Float
J4	TP4	U1 – D3N	3	2	IC Pin = VDD
			2	1	IC Pin = GND
			N/A	N/A	IC Pin = Float
J5	TP5	U1 – D2P	3	2	IC Pin = VDD
			2	1	IC Pin = GND
			N/A	N/A	IC Pin = Float
J6	TP6	U1 – D2N	3	2	IC Pin = VDD
			2	1	IC Pin = GND
			N/A	N/A	IC Pin = Float
J7	TP7	U1 – D1P	3	2	IC Pin = VDD
			2	1	IC Pin = GND
			N/A	N/A	IC Pin = Float
J8	TP8	U1 – D1N	3	2	IC Pin = VDD
			2	1	IC Pin = GND
			N/A	N/A	IC Pin = Float
J9	TP9	U1 – CLKP	3	2	IC Pin = VDD
			2	1	IC Pin = GND
			N/A	N/A	IC Pin = Float
J10	TP10	U1 – CLKN	3	2	IC Pin = VDD
			2	1	IC Pin = GND
			N/A	N/A	IC Pin = Float
J11	TP11	U1 – CLKAP	3	2	IC Pin = VDD
			2	1	IC Pin = GND
			N/A	N/A	IC Pin = Float
J12	TP12	U1 – CLKAN	3	2	IC Pin = VDD
			2	1	IC Pin = GND
			N/A	N/A	IC Pin = Float
J13	TP13	U1 – DA1P	3	2	IC Pin = VDD
			2	1	IC Pin = GND
			N/A	N/A	IC Pin = Float

Table 5-7. TMUX646EVM Board Configuration – I/O Signals (continued)

Jumper ID	TP ID	IC – Pin	Shunt Position 1	Shunt Position 2	Board Function
J14	TP14	U1 – DA1N	3	2	IC Pin = VDD
			2	1	IC Pin = GND
			N/A	N/A	IC Pin = Float
J15	TP15	U1 – DA2P	3	2	IC Pin = VDD
			2	1	IC Pin = GND
			N/A	N/A	IC Pin = Float
J16	TP16	U1 – DA2N	3	2	IC Pin = VDD
			2	1	IC Pin = GND
			N/A	N/A	IC Pin = Float
J17	TP17	U1 – DA3P	3	2	IC Pin = VDD
			2	1	IC Pin = GND
			N/A	N/A	IC Pin = Float
J18	TP18	U1 – DA3N	3	2	IC Pin = VDD
			2	1	IC Pin = GND
			N/A	N/A	IC Pin = Float
J19	TP19	U1 – DA4P	3	2	IC Pin = VDD
			2	1	IC Pin = GND
			N/A	N/A	IC Pin = Float
J20	TP20	U1 – DA4N	3	2	IC Pin = VDD
			2	1	IC Pin = GND
			N/A	N/A	IC Pin = Float
J21	TP21	U1 – CLKBP	3	2	IC Pin = VDD
			2	1	IC Pin = GND
			N/A	N/A	IC Pin = Float
J22	TP22	U1 – CLKBN	3	2	IC Pin = VDD
			2	1	IC Pin = GND
			N/A	N/A	IC Pin = Float
J23	TP23	U1 – DB1N	3	2	IC Pin = VDD
			2	1	IC Pin = GND
			N/A	N/A	IC Pin = Float
J24	TP24	U1 – DB1P	3	2	IC Pin = VDD
			2	1	IC Pin = GND
			N/A	N/A	IC Pin = Float
J25	TP25	U1 – DB2N	3	2	IC Pin = VDD
			2	1	IC Pin = GND
			N/A	N/A	IC Pin = Float
J26	TP26	U1 – DB2P	3	2	IC Pin = VDD
			2	1	IC Pin = GND
			N/A	N/A	IC Pin = Float

Table 5-7. TMUX646EVM Board Configuration – I/O Signals (continued)

Jumper ID	TP ID	IC – Pin	Shunt Position 1	Shunt Position 2	Board Function
J27	TP27	U1 – DB3N	3	2	IC Pin = VDD
			2	1	IC Pin = GND
			N/A	N/A	IC Pin = Float
J28	TP28	U1 – DB3P	3	2	IC Pin = VDD
			2	1	IC Pin = GND
			N/A	N/A	IC Pin = Float
J29	TP29	U1 – DB4N	3	2	IC Pin = VDD
			2	1	IC Pin = GND
			N/A	N/A	IC Pin = Float
J30	TP30	U1 – DB4P	3	2	IC Pin = VDD
			2	1	IC Pin = GND
			N/A	N/A	IC Pin = Float
J35	N/A (SMA)	U2 – CLKP	N/A	N/A	N/A (SMA)
J36	N/A (SMA)	U2 – CLKN	N/A	N/A	N/A (SMA)
J37	N/A (SMA)	U2 – CLKAP	N/A	N/A	N/A (SMA)
J38	N/A (SMA)	U2 – CLKAN	N/A	N/A	N/A (SMA)
J39	N/A (SMA)	U2 – CLKBP	N/A	N/A	N/A (SMA)
J40	N/A (SMA)	U2 – CLKBN	N/A	N/A	N/A (SMA)

6 PCB Layouts

Below are the layouts for the TMUX646EVM.




Figure 6-1. Top View Illustration of the TMUX646EVM Layout




Figure 6-2. First Internal Layer Illustration of the TMUX646EVM Layout




Figure 6-3. Second Internal Layer Illustration of the TMUX646EVM Layout




Figure 6-4. Bottom Layer Illustration of the TMUX646EVM Layout

7 Schematics

Schematic views of the TMUX646EVM. The figures below show the TMUX646EVM schematic both in the editor view and the DNI view, which shows the EVM setup out of box.




Figure 7-1. TMUX646EVM U1 Schematic (Editor View)




Figure 7-2. TMUX646EVM U1 Schematic (DNI View)




Figure 7-3. TMUX646EVM U2 Schematic (Editor View)




Figure 7-4. TMUX646EVM U2 Schematic (DNI View)

8 Bill of Materials

Table 8-1. TMUX646EVM Bill of Materials

Manufacturer	PartNumber	Designator	Quantity
MuRata	GRM155R71A104KA01D	C16, C18	2
3M	SJ-5303 (CLEAR)	H9, H10, H11, H12	4
TE Connectivity	5-146278-3	J1, J2, J3, J4, J5, J6, J7, J8, J9, J10, J11, J12, J13, J14, J15, J16, J17, J18, J19, J20, J21, J22, J23, J24, J25, J26, J27, J28, J29, J30, J31, J32, J33, J34	34
Brady	THT-14-423-10	LBL1	1
Keystone	5015	TP1, TP2, TP3, TP4, TP5, TP6, TP7, TP8, TP9, TP10, TP11, TP12, TP13, TP14, TP15, TP16, TP17, TP18, TP19, TP20, TP21, TP22, TP23, TP24, TP25, TP26, TP27, TP28, TP29, TP30, TP31, TP32, TP33, TP34, TP35, TP36, TP37, TP38, TP39, TP40, TP41, TP42, TP43, TP44	44
Texas Instruments	TMUX646ZECR	U1	1
Sullins Connector Solutions	QPC02SXGN-RC	N/A (Shunts)	35

9 Related Documentation

- Texas Instruments, [Electrostatic Discharge \(ESD\) application report](#)

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated