LCD and Camera EMI Filter Array with ESD Protection

CM1442

Product Description

The CM1442 is a family of pi−style EMI filter arrays with ESD protection, which integrates six and eight filters (C−R−C) in Chip Scale Package form factor with 0.40 mm pitch. The CM1442 has component values of 15 pF − 100 Ω − 15 pF per channel. The CM1442 has a cut−off frequency of 120 MHz and can be used in applications where the data rates are as high as 48 Mbps. The parts include avalanche−type ESD diodes on every pin, which provide a very high level of protection for sensitive electronic components that may be subjected to electrostatic discharge (ESD). The ESD protection diodes safely dissipate ESD strikes of ±15 kV, well beyond the maximum requirement of the IEC61000−4−2 international standard. Using the MIL−STD−883 (Method 3015) specification for Human Body Model (HBM) ESD, the pins are protected for contact discharges at greater than ±30 kV.

This device is particularly well suited for portable electronics (e.g. wireless handsets, PDAs, notebook computers) because of its small package format and easy−to−use pin assignments. In particular, the CM1442 is ideal for EMI filtering and protecting data and control lines for the I/O data ports, LCD display and camera interface in mobile handsets.

The CM1442 incorporates OptiGuard which results in improved reliability at assembly. The CM1442 is available in a space−saving, low−profile Chip Scale Package with RoHS compliant lead−free finishing. It is manufactured with a 0.40 mm pitch and 0.25 mm CSP solder ball to provide up to 28% board space saving versus competing CSP devices with 0.50 mm pitch and 0.30 mm CSP solder ball.

Features

- Six and Eight Channels of EMI Filtering with Integrated ESD Protection
- 0.4 mm Pitch, 15−Bump, 2.360 mm x 1.053 mm Footprint Chip Scale Package (CM1442−06)
- 0.4 mm Pitch, 20−Bump, 3.160 mm x 1.053 mm Footprint Chip Scale Package (CM1442−08)
- Pi−Style EMI Filters in a Capacitor−Resistor−Capacitor (C−R−C) Network
- ±15 kV ESD Protection on Each Channel (IEC 61000−4−2 Level 4, Contact Discharge)
- ±30 kV ESD Protection on Each Channel (HBM)
- Greater than 30 dB Attenuation (Typical) at 1 GHz
- Chip Scale Package Features Extremely Low Lead Inductance for Optimum Filter and ESD Performance
- OptiGuard Coated for Improved Reliability at Assembly
- These Devices are Pb−Free and are RoHS Compliant

MARKING DIAGRAM

N426		N428

CM1442−06
15−Bump CSP Package

CM1442−08
20−Bump CSP Package

N426 = CM1442−06CP
N428 = CM1442−08CP

ORDERING INFORMATION

| Device	Package	Shipping[†]
CM1442−06CP	CSP−15 (Pb−Free)	3500/Tape & Reel
CM1442−08CP	CSP−20 (Pb−Free)	3500/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

Applications

- LCD and Camera Data Lines in Mobile Handsets
- I/O Port Protection for Mobile Handsets, Notebook Computers, PDAs, etc.
- Wireless Handsets
- EMI Filtering for Data Ports in Cell Phones, PDAs or Notebook Computers
- Handheld PCs/PDAs
- LCD and Camera Modules

CM1442

BLOCK DIAGRAM

FILTER+ESDn*
(Pins A1–An)

100 Ω

15 pF   15 pF

FILTER+ESDn*
(Pins C1–Cn)

GND
(Pins B1–Bm
where m = n/2)

1 of 6 or 8 EMI/RFI + ESD Channels

*See Package/Pinout Diagrams for expanded pin information.

PACKAGE / PINOUT DIAGRAMS

Top View
(Bumps Down View)

Orientation
Marking
(see Note)

1 2 3 4 5 6

A

B   N426

C

Bottom View
(Bumps Up View)

C1 C2 C3 C4 C5 C6
B1   B2   B3
A1 A2 A3 A4 A5 A6

Orientation
Marking

A1

CM1442–06CP
15 Bump CSP Package

Orientation
Marking
(see Note)

1 2 3 4 5 6 7 8

A

B   N428

C

C1 C2 C3 C4 C5 C6 C7 C8
B1   B2   B3   B4
A1 A2 A3 A4 A5 A6 A7 A8

Orientation
Marking

A1

CM1442–08CP
20 Bump CSP Package

NOTE: Pb–Free devices are specified by using a "+" character for the top side orientation mark.

Table 1. PIN DESCRIPTIONS

Pins	Name	Description	Pins	Name	Description
A1	FILTER1	Filter + ESD Channel 1	C1	FILTER1	Filter + ESD Channel 1
A2	FILTER2	Filter + ESD Channel 2	C2	FILTER2	Filter + ESD Channel 2
A3	FILTER3	Filter + ESD Channel 3	C3	FILTER3	Filter + ESD Channel 3
A4	FILTER4	Filter + ESD Channel 4	C4	FILTER4	Filter + ESD Channel 4
A5	FILTER5	Filter + ESD Channel 5	C5	FILTER5	Filter + ESD Channel 5
A6	FILTER6	Filter + ESD Channel 6	C6	FILTER6	Filter + ESD Channel 6
A7	FILTER7	Filter + ESD Channel 7	C7	FILTER7	Filter + ESD Channel 7
A8	FILTER8	Filter + ESD Channel 8	C8	FILTER8	Filter + ESD Channel 8
B1–B4	GND	Device Ground			

SPECIFICATIONS

Table 2. ABSOLUTE MAXIMUM RATINGS

Parameter	Rating	Unit
Storage Temperature Range	−65 to +150	°C
DC Power per Resistor	100	mW
DC Package Power Rating	500	mW

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Table 3. STANDARD OPERATING CONDITIONS

Parameter	Rating	Unit
Operating Temperature Range	−40 to +85	°C

Table 4. ELECTRICAL OPERATING CHARACTERISTICS (Note 1)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
R	Resistance		80	100	120	Ω
C_{TOTAL}	Total Channel Capacitance	At 2.5 VDC Reverse Bias, 1 MHz, 30 mVAC	24	30	36	pF
C	Capacitance C1	At 2.5 VDC Reverse Bias, 1 MHz, 30 mVAC	12	15	18	pF
V_{DIODE}	Standoff Voltage	I_{DIODE} = 10 μA		6.0		V
I_{LEAK}	Diode Leakage Current (reverse bias)	V_{DIODE} = 3.3 V		0.1	1	μA
V_{SIG}	Signal Clamp Voltage Positive Clamp Negative Clamp	I_{LOAD} = 10 mA I_{LOAD} = −10 mA	5.6 −1.5	6.8 −0.8	9.0 −0.4	V
V_{ESD}	In−system ESD Withstand Voltage a) Human Body Model, MIL−STD−883, Method 3015 b) Contact Discharge per IEC 61000−4−2 Level 4	(Notes 2 and 3)	±30 ±15			kV
R_{DYN}	Dynamic Resistance Positive Negative			2.3 0.9		Ω
f_C	Cut−off Frequency Z_{SOURCE} = 50 Ω, Z_{LOAD} = 50 Ω	R = 100 Ω, C = 15 pF		115		MHz

1. T_A = 25°C unless otherwise specified.
2. ESD applied to input and output pins with respect to GND, one at a time.
3. Unused pins are left open.

PERFORMANCE INFORMATION

Typical Filter Performance (T$_A$ = 25°C, DC Bias = 0 V, 50 Ω Environment)

Figure 1. Insertion Loss vs. Frequency (A1–C1 to GND B1)

Figure 2. Insertion Loss vs. Frequency (A2–C2 to GND B1)

CM1442

Typical Filter Performance (T$_A$ = 25°C, DC Bias = 0 V, 50 Ω Environment)

Figure 3. Insertion Loss vs. Frequency (A3–C3 to GND B2)

Figure 4. Insertion Loss vs. Frequency (A4–C4 to GND B2)

PERFORMANCE INFORMATION (continued)

Typical Filter Performance (T$_A$ = 25°C, DC Bias = 0 V, 50 Ω Environment)

Figure 5. Insertion Loss vs. Frequency (A5–C5 to GND B3)

Figure 6. Insertion Loss vs. Frequency (A6–C6 to GND B3)

PERFORMANCE INFORMATION (continued)

Typical Filter Performance (T$_A$ = 25°C, DC Bias = 0 V, 50 Ω Environment)

Figure 7. Insertion Loss vs. Frequency (A7–C7 to GND B4, CM1442–08CP Only)

Figure 8. Insertion Loss vs. Frequency (A8–C8 to GND B4, CM1442–08CP Only)

PERFORMANCE INFORMATION (continued)

Typical Diode Capacitance vs. Input Voltage

**Figure 9. Filter Capacitance vs. Input Voltage
(normalized to capacitance at 2.5 VDC and 25°C)**

CM1442

APPLICATION INFORMATION

Table 5. PRINTED CIRCUIT BOARD RECOMMENDATIONS

Parameter	Value
Pad Size on PCB	0.240 mm
Pad Shape	Round
Pad Definition	Non−Solder Mask defined pads
Solder Mask Opening	0.290 mm Round
Solder Stencil Thickness	0.125 – 0.150 mm
Solder Stencil Aperture Opening (laser cut, 5% tapered walls)	0.300 mm Round
Solder Flux Ratio	50/50 by volume
Solder Paste Type	No Clean
Pad Protective Finish	OSP (Entek Cu Plus 106A)
Tolerance – Edge To Corner Ball	±50 μm
Solder Ball Side Coplanarity	±20 μm
Maximum Dwell Time Above Liquidous	60 seconds
Maximum Soldering Temperature for Lead−free Devices using a Lead−free Solder Paste	260°C

Non−Solder Mask Defined Pad 0.240 mm DIA.

Solder Stencil Opening 0.300 mm DIA.

Solder Mask Opening 0.290 mm DIA.

Figure 10. Recommended Non−Solder Mask Defined Pad Illustration

Figure 11. Lead−free (SnAgCu) Solder Ball Reflow Profile

CM1442

PACKAGE DIMENSIONS

WLCSP20, 3.16x1.05
CASE 567BU−01
ISSUE O

NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. COPLANARITY APPLIES TO SPHERICAL CROWNS OF SOLDER BALLS.

| DIM | MILLIMETERS | |
	MIN	MAX
A	0.54	0.69
A1	0.17	0.24
A2	0.42 REF	
b	0.24	0.29
D	3.16 BSC	
E	1.05 BSC	
eD	0.400 BSC	
eE	0.347 BSC	

PIN A1 REFERENCE

2X 0.05 C

2X 0.05 C

TOP VIEW

0.05 C

OptiGuard Option

A2

A

0.05 C
NOTE 3

A1

SIDE VIEW

C SEATING PLANE

20X ∅ b

0.05 C A B
0.03 C

eD/2
eD
eE

C
B
A

1 2 3   4 5 6   7 8 9   10 11 12

BOTTOM VIEW

RECOMMENDED SOLDERING FOOTPRINT*

A1
PACKAGE OUTLINE

0.35

0.35

0.40 PITCH

20X ∅0.25

DIMENSIONS: MILLIMETERS

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

SCALE 4:1

WLCSP15, 2.36x1.05
CASE 567BP–01
ISSUE O

DATE 26 JUL 2010

TOP VIEW

SIDE VIEW

BOTTOM VIEW

NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. COPLANARITY APPLIES TO SPHERICAL CROWNS OF SOLDER BALLS.

DIM	MILLIMETERS	
	MIN	MAX
A	0.57	0.72
A1	0.17	0.24
A2	0.42 REF	
b	0.24	0.29
D	2.36 BSC	
E	1.05 BSC	
eD	0.400 BSC	
eE	0.347 BSC	

RECOMMENDED SOLDERING FOOTPRINT*

DIMENSIONS: MILLIMETERS

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON49823E		
DESCRIPTION:	WLCSP15, 2.36X1.05		PAGE 1 OF 1

ADDITIONAL INFORMATION

◊