

Industry-Standard Dual Operational Amplifiers


1 Features

- Wide supply range of 3 V to 36 V (B version)
- Quiescent current: 300 μ A per amplifier (B version, typical)
- Unity-gain bandwidth of 1.2 MHz (B version)
- Common-mode input voltage range includes ground, enabling direct sensing near ground
- Low input offset voltage of 3 mV at 25°C (A and B versions, maximum)
- Internal RF and EMI filter (B version)
- On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

2 Applications

- Merchant network and server power supply units
- Multi-function printers
- Power supplies and mobile chargers
- Motor control: AC induction, brushed DC, brushless DC, high-voltage, low-voltage, permanent magnet, and stepper motor
- Desktop PC and motherboard
- Indoor and outdoor air conditioners
- Washers, dryers, and refrigerators
- AC inverters, string inverters, central inverters, and voltage frequency drives
- Uninterruptible power supplies
- Programmable logic controllers
- Electronic point-of-sale systems

Single-Pole, Low-Pass Filter



$$\frac{V_{\text{OUT}}}{V_{\text{IN}}} = \left(1 + \frac{R_F}{R_G}\right) \left(\frac{1}{1 + sR_1C_1}\right)$$

3 Description

The LM358B and LM2904B devices are the next-generation versions of the industry-standard operational amplifiers (op amps) LM358 and LM2904, which include two high-voltage (36-V) op amps. These devices provide outstanding value for cost-sensitive applications, with features including low offset (300 μ V, typical), common-mode input range to ground, and high differential input voltage capability.

The LM358B and LM2904B op amps simplify circuit design with enhanced features such as unity-gain stability, lower offset voltage of 3 mV (maximum at room temperature), and lower quiescent current of 300 μ A per amplifier (typical). High ESD (2 kV, HBM) and integrated EMI and RF filters enable the LM358B and LM2904B devices to be used in the most rugged, environmentally challenging applications.

The LM358B and LM2904B amplifiers are available in industry standard packages, including SOIC, TSSOP, and VSSOP.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LM358B, LM2904B, LM358, LM358A, LM2904, LM2904V, LM258, LM258A	SOIC (8)	4.90 mm × 3.90 mm
LM358B ⁽²⁾ , LM2904B ⁽²⁾ , LM358, LM358A, LM2904, LM2490V	TSSOP (8)	3.00 mm × 4.40 mm
LM358B ⁽²⁾ , LM2904B ⁽²⁾ , LM358, LM358A, LM2904, LM2904V, LM258, LM258A	VSSOP (8)	3.00 mm × 3.00 mm
LM358, LM2904	SO (8)	5.20 mm × 5.30 mm
LM358, LM2904, LM358A, LM258, LM258A	PDIP (8)	9.81 mm × 6.35 mm
LM158, LM158A	CDIP (8)	9.60 mm × 6.67 mm
LM158, LM158A	LCCC (20)	8.89 mm × 8.89 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

(2) Package is for preview only.



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. UNLESS OTHERWISE NOTED, this document contains PRODUCTION DATA.

Table of Contents

1 Features	1	9.1 Overview	24
2 Applications	1	9.2 Functional Block Diagram - LM358B, LM358BA, LM2904B, LM2904BA.....	24
3 Description	1	9.3 Feature Description.....	25
4 Revision History.....	2	9.4 Device Functional Modes.....	25
5 Device Comparison Table	4	10 Application and Implementation	26
6 Pin Configuration and Functions	5	10.1 Application Information.....	26
7 Specifications.....	6	10.2 Typical Application	26
7.1 Absolute Maximum Ratings	6	11 Power Supply Recommendations	27
7.2 ESD Ratings.....	6	12 Layout.....	27
7.3 Recommended Operating Conditions.....	7	12.1 Layout Guidelines	27
7.4 Thermal Information	7	12.2 Layout Examples.....	28
7.5 Electrical Characteristics: LM358B and LM358BA ..	8	13 Device and Documentation Support	29
7.6 Electrical Characteristics: LM2904B and LM2904B..	9	13.1 Documentation Support	29
7.7 Electrical Characteristics: LM358, LM358A.....	10	13.2 Related Links	29
7.8 Electrical Characteristics: LM2904, LM2904V	11	13.3 Receiving Notification of Documentation Updates	29
7.9 Electrical Characteristics: LM158, LM158A.....	12	13.4 Community Resources.....	29
7.10 Electrical Characteristics: LM258, LM258A	13	13.5 Trademarks	29
7.11 Typical Characteristics	14	13.6 Electrostatic Discharge Caution	29
7.12 Typical Characteristics	21	13.7 Glossary	29
8 Parameter Measurement Information	23	14 Mechanical, Packaging, and Orderable Information	30
9 Detailed Description	24		

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision V (September 2018) to Revision W	Page
• Added specification in the <i>Device Comparison Table</i>	4
• Changed CDM ESD rating for LM358B and LM2904B in <i>ESD Ratings</i>	6
• Changed V_S to V_+ in <i>Recommended Operating Conditions</i>	7
• Changed <i>Thermal Information</i> for the LM158FK and LM158JG devices.....	7
• Added <i>Typical Characteristics</i> section for the LM358B and LM2490B op amps	14
• Added test circuit for THD+N and small-signal step response, $G = -1$ in the <i>Parameter Measurement Information</i> section	23
• Changed the <i>Functional Block Diagram</i>	24
• Deleted preview designator from LM358B and LM2904B in the <i>Related Links</i> section	29

Changes from Revision U (January 2017) to Revision V	Page
• Changed the data sheet title	1
• Changed first four items in the <i>Features</i> section	1
• Changed the first item in the Applications section and added four new items	1
• Changed voltage values in the first paragraph of the <i>Description</i> section	1
• Changed text in the second paragraph of the <i>Description</i> section.....	1
• Added devices LM358B and LM2904B to data sheet	1
• Changed the first three rows of the <i>Device Information</i> table and added a a cross-referenced note for PREVIEW-status devices	1
• Added <i>Device Comparison</i> table	4
• Added a table note to the <i>Pin Functions</i> table	5
• Changed "free-air temperature" to "ambient temperature" in the <i>Absolute Maximum Ratings</i> condition statement	6

• Changed all entries in the <i>Absolute Maximum Ratings</i> table except T_J and T_{stg}	6
• Deleted lead temperature and case temperature from <i>Absolute Maximum Ratings</i>	6
• Changed device listings and their voltage values in the <i>ESD Ratings</i> table	6
• Changed "free-air temperature" to "ambient temperature" in the <i>Recommended Operating Conditions</i> condition statement	7
• Changed table entries for all parameters in the <i>Recommended Operating Conditions</i> table	7
• Added rows to the Thermal Information table, and a table note regarding device-package combinations	7
• Deleted the <i>Operating Conditions</i> table.....	13
• Added a condition statement to the <i>Typical Characteristics</i> section.....	21
• Changed specific voltages to a <i>Recommended Operating Conditions</i> reference.....	24
• Changed unity-gain bandwidth from 0.7 MHz for all devices to 1.2 MHz for B-version devices.....	25
• Changed slew rate from 3 V/ μ s for all devices to 0.5 V/ μ s for B-version devices.....	25
• Changed the <i>Input Common Mode Range</i> section in multiple places throughout.....	25
• Changed V_{CC} to V_S in the <i>Application Information</i> section	26
• Subscripted the suffixes fro R_I and R_F	26
• Changed <i>Operational Amplifier Board Layout for Noninverting Configuration</i> with an image that includes a dual op amp	28
• Added Preview designation to the LM358B and LM2904B devices in Table 1	29

Changes from Revision T (April 2015) to Revision U	Page
• Changed data sheet title.....	1
• Added <i>Receiving Notification of Documentation Updates</i> section and <i>Community Resources</i> section	29

Changes from Revision S (January 2014) to Revision T	Page
• Added <i>Applications</i> section, <i>ESD Ratings</i> table, <i>Feature Description</i> section, <i>Device Functional Modes</i> , <i>Application and Implementation</i> section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section	1


Changes from Revision R (July 2010) to Revision S	Page
• Converted this data sheet from the QS format to DocZone using the PDF on the web	1
• Deleted <i>Ordering Information</i> table	1
• Updated <i>Features</i> to include Military Disclaimer	1
• Added Typical Characteristics section.....	21
• Added ESD warning	29

5 Device Comparison Table


PART NUMBER	SUPPLY VOLTAGE	TEMPERATURE RANGE	V _{OS} (MAXIMUM AT 25°C)	I _Q / CH (TYPICAL AT 25°C)	INTEGRATED EMI FILTER	PACKAGE
LM358B	3 V–36 V	–40°C to 85°C	3 mV	300 µA	Yes	D, DGK, PW
LM2904B	3 V–36 V	–40°C to 125°C	3 mV	300 µA	Yes	D, DGK, PW
LM358	3 V–32 V	0°C to 70°C	7 mV	350 µA	No	D, PW, DGK, P, PS
LM2904	3 V–26 V	–40°C to 125°C	7 mV	350 µA	No	D, PW, DGK, P, PS
LM358A	3 V–32 V	0°C to 70°C	3 mV	350 µA	No	D, PW, DGK, P
LM2904V	3 V–32 V	–40°C to 125°C	7 mV	350 µA	No	D, PW
LM158	3 V–32 V	–55°C to 125°C	5 mV	350 µA	No	JG, FK
LM158A	3 V–32 V	–55°C to 125°C	3 mV	350 µA	No	JG, FK
LM258	3 V–32 V	–25°C to 85°C	5 mV	350 µA	No	D, DGK, P
LM258A	3 V–32 V	–25°C to 85°C	3 mV	350 µA	No	D, DGK, P

6 Pin Configuration and Functions

D, DGK, P, PS, PW, and JG Packages
8-Pin SOIC, VSSOP, PDIP, SO, TSSOP, and CDIP
Top View



FK Package
20-Pin LCCC
Top View



NC - No internal connection

Pin Functions

PIN		I/O	DESCRIPTION
NAME	LCCC⁽¹⁾	SOIC, SSOP, CDIP, PDIP, SO, TSSOP, CFP⁽¹⁾	
IN1-	5	2	I Negative input
IN1+	7	3	I Positive input
IN2-	15	6	I Negative input
IN2+	12	5	I Positive input
OUT1	2	1	O Output
OUT2	17	7	O Output
V-	10	4	— Negative (lowest) supply or ground (for single-supply operation)
NC	1, 3, 4, 6, 8, 9, 11, 13, 14, 16, 18, 19	—	— No internal connection
V+	20	8	— Positive (highest) supply

(1) For a listing of which devices are available in what packages, see [Device Comparison Table](#).

7 Specifications

7.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT	
Supply voltage, $V_S = ([V_+] - [V_-])$		LM358B, LM358BA, LM2904B, LM2904BA		± 20 or 40	V	
		LM158, LM258, LM358, LM158A, LM258A, LM358A, LM2904V		± 16 or 32		
		LM2904		± 13 or 26		
Differential input voltage, $V_{ID}^{(2)}$		LM358B, LM358BA, LM2904B, LM2904BA, LM158, LM258, LM358, LM158A, LM258A, LM358A, LM2904V		-32	V	
		LM2904		-26		
		LM358B, LM358BA, LM2904B, LM2904BA		-0.3		
Input voltage, V_I	Either input	LM158, LM258, LM358, LM158A, LM258A, LM358A, LM2904V		-0.3	V	
		LM2904		-0.3		
		LM158, LM158A		-0.3		
Duration of output short circuit (one amplifier) to ground at (or below) $T_A = 25^\circ\text{C}$, $V_S \leq 15 \text{ V}^{(3)}$				Unlimited	s	
Operating ambient temperature, T_A		LM258, LM258A	-55	125	$^\circ\text{C}$	
		LM358B, LM358BA	-25	85		
		LM358, LM358A	-40	85		
		LM2904B, LM2904BA, LM2904, LM2904V	0	70		
		LM2904B, LM2904BA, LM2904, LM2904V	-40	125		
Operating virtual-junction temperature, T_J				150	$^\circ\text{C}$	
Storage temperature, T_{stg}				-65	150	

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Differential voltages are at IN_+ , with respect to IN_- .
- (3) Short circuits from outputs to V_S can cause excessive heating and eventual destruction.

7.2 ESD Ratings

		VALUE	UNIT
LM358B, LM358BA, LM2904B, AND LM2904V			
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	± 2000
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	± 1000
LM158, LM258, LM358, LM158, LM258A, LM358A, LM2904, AND LM2904V			
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	± 500
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	± 1000

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_S	Supply voltage, $V_S = ([V_+] - [V_-])$	LM358B, LM358BA, LM2904B, LM2904BA	3	36	V
		LM158, LM258, LM358, LM158A, LM258A, LM358A, LM2904V	3	30	
		LM2904	3	26	
V_{CM}	Common-mode voltage		V_-	$V_+ - 2$	V
T_A	Operating ambient temperature	LM358B, LM358BA	-40	85	°C
		LM2904B, LM2904BA, LM2904, LM2904V	-40	125	
		LM358, LM358A	0	70	
		LM258, LM258A	-20	85	
		LM158, LM158A	-55	125	

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾	LM258, LM258A, LM358, LM358A, LM358B, LM358BA, LM2904, LM2904B, LM2904BA, LM2904V ⁽²⁾					LM158, LM158A		UNIT	
	D (SOIC)	DGK (VSSOP)	P (PDIP)	PS (SO)	PW (TSSOP)	FK (LCCC)	JG (CDIP)		
	8 PINS	8 PINS	8 PINS	8 PINS	8 PINS	20 PINS	8 PINS		
R_{0JA}	Junction-to-ambient thermal resistance	124.7	181.4	80.9	116.9	171.7	84.0	112.4	°C/W
$R_{0JC(top)}$	Junction-to-case (top) thermal resistance	66.9	69.4	70.4	62.5	68.8	56.9	63.6	°C/W
R_{0JB}	Junction-to-board thermal resistance	67.9	102.9	57.4	68.6	99.2	57.5	100.3	°C/W
ψ_{JT}	Junction-to-top characterization parameter	19.2	11.8	40	21.9	11.5	51.7	35.7	°C/W
ψ_{JB}	Junction-to-board characterization parameter	67.2	101.2	56.9	67.6	97.9	57.1	93.3	°C/W
$R_{0JC(bot)}$	Junction-to-case (bottom) thermal resistance	—	—	—	—	—	10.6	22.3	°C/W

- (1) For more information about traditional and new thermal metrics, see [Semiconductor and IC Package Thermal Metrics](#).
(2) For a listing of which devices are available in what packages, see [Device Comparison Table](#).

7.5 Electrical Characteristics: LM358B and LM358BA

$V_S = (V+) - (V-) = 5 \text{ V} - 36 \text{ V}$ ($\pm 2.5 \text{ V} - \pm 18 \text{ V}$), $T_A = 25^\circ\text{C}$, $V_{CM} = V_{OUT} = V_S/2$, $R_L = 10\text{k}$ connected to $V_S/2$
(unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
OFFSET VOLTAGE								
V_{OS}	Input offset voltage	LM358B		± 0.3	± 3.0	mV		
			$T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$		± 4	mV		
dV_{OS}/dT	Input offset voltage drift				± 2.0	mV		
			$T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}^{(1)}$		± 2.5	mV		
PSRR	Power Supply Rejection Ratio				± 2	15	$\mu\text{V/V}$	
	Channel separation, dc	$f = 1 \text{ kHz}$ to 20 kHz			± 1		$\mu\text{V/V}$	
INPUT VOLTAGE RANGE								
V_{CM}	Common-mode voltage range	$V_S = 3 \text{ V}$ to 36 V			(V_-)	$(V+) - 1.5$	V	
		$V_S = 5 \text{ V}$ to 36 V	$T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$		(V_-)	$(V+) - 2$	V	
CMRR	Common-mode rejection ratio	$(V_-) \leq V_{CM} \leq (V+) - 1.5 \text{ V}$	$V_S = 3 \text{ V}$ to 36 V		20	100	$\mu\text{V/V}$	
		$(V_-) \leq V_{CM} \leq (V+) - 2.0 \text{ V}$	$V_S = 5 \text{ V}$ to 36 V	$T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$	25	316	$\mu\text{V/V}$	
INPUT BIAS CURRENT								
I_B	Input bias current				± 10	± 35	nA	
			$T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}^{(1)}$			± 50	nA	
I_{OS}	Input offset current				0.5	4	nA	
			$T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}^{(1)}$			5	nA	
dI_{OS}/dT	Input offset current drift		$T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$		10		pA/C	
NOISE								
E_n	Input voltage noise	$f = 0.1$ to 10 Hz			3		μV_{PP}	
e_n	Input voltage noise density	$f = 1 \text{ kHz}$			40		$\text{nV}/\sqrt{\text{Hz}}$	
INPUT IMPEDANCE								
Z_{ID}	Differential				10	\parallel 0.1	$\text{M}\Omega/\parallel \text{pF}$	
Z_{IC}	Common-mode				4	\parallel 1.5	$\text{G}\Omega/\parallel \text{pF}$	
OPEN-LOOP GAIN								
A_{OL}	Open-loop voltage gain	$V_S = 15 \text{ V}$; $V_O = 1 \text{ V}$ to 11 V ; $R_L \geq 10 \text{k}\Omega$, connected to (V_-)			70	140	V/mV	
			$T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$		35		V/mV	
FREQUENCY RESPONSE								
GBW	Gain bandwidth product				1.2		MHz	
SR	Slew rate	$G = + 1$			0.5		$\text{V}/\mu\text{s}$	
Θ_m	Phase margin	$G = + 1$, $R_L = 10\text{k}\Omega$, $C_L = 20 \text{ pF}$			56		°	
t_{OR}	Overload recovery time	$V_{IN} \times \text{gain} > V_S$			10		μs	
t_s	Settling time	To 0.1%, $V_S = 5 \text{ V}$, 2-V Step , $G = +1$, $C_L = 100 \text{ pF}$			4		μs	
THD+N	Total harmonic distortion + noise	$G = + 1$, $f = 1 \text{ kHz}$, $V_O = 3.53 \text{ V}_{RMS}$, $V_S = 36 \text{ V}$, $R_L = 100\text{k}$, $I_{OUT} \leq \pm 50 \mu\text{A}$, $BW = 80 \text{ kHz}$			0.001		%	
OUTPUT								
V_O	Voltage output swing from rail	Positive Rail (V_+)	$I_{OUT} = 50 \mu\text{A}$		1.35	1.42	V	
			$I_{OUT} = 1 \text{ mA}$		1.4	1.48	V	
			$I_{OUT} = 5 \text{ mA}^{(1)}$		1.5	1.61	V	
I_O	Output current	Negative Rail (V_-)	$I_{OUT} = 50 \mu\text{A}$		100	150	mV	
			$I_{OUT} = 1 \text{ mA}$		0.75	1	V	
		$V_S = 5 \text{ V}$, $R_L \leq 10 \text{k}\Omega$ connected to (V_-)	$T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$		5	20	mV	
		Source ⁽¹⁾			-20	-30		
			$T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$		-10			
		Sink ⁽¹⁾			10	20		
			$T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$		5			
		$V_{ID} = -1 \text{ V}$; $V_O = (V_-) + 200 \text{ mV}$			60	100	μA	
I_{SC}	Short-circuit current	$V_S = 20 \text{ V}$, $(V+) = 10 \text{ V}$, $(V-) = -10 \text{ V}$, $V_O = 0 \text{ V}$			± 40	± 60	mA	
C_{LOAD}	Capacitive load drive				100		pF	
R_O	Open-loop output resistance	$f = 1 \text{ MHz}$, $I_O = 0 \text{ A}$			300		Ω	
POWER SUPPLY								
I_O	Quiescent current per amplifier	$V_S = 5 \text{ V}$; $I_O = 0 \text{ A}$			300	460	μA	
	Quiescent current per amplifier	$V_S = 36 \text{ V}$; $I_O = 0 \text{ A}$	$T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$			800	μA	

(1) Specified by characterization only

7.6 Electrical Characteristics: LM2904B and LM2904B

$V_S = (V+) - (V-) = 5 \text{ V} - 36 \text{ V}$ ($\pm 2.5 \text{ V} - \pm 18 \text{ V}$), $T_A = 25^\circ\text{C}$, $V_{CM} = V_{OUT} = V_S/2$, $R_L = 10\text{k}$ connected to $V_S/2$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET VOLTAGE					
V_{OS}	Input offset voltage	$V_S = 15 \text{ V}$; $V_{OUT} = 7.5 \text{ V}$; $T_A = 25^\circ\text{C}$	± 0.3	± 3.0	mV
		$T_A = -40^\circ\text{C} \text{ to } +125^\circ\text{C}$	± 4	± 4	mV
dV_{OS}/dT		$V_S = 15 \text{ V}$; $V_{OUT} = 7.5 \text{ V}$; $T_A = 25^\circ\text{C}$	± 2.0	± 2.0	$\text{mV}/^\circ\text{C}$
		$T_A = -40^\circ\text{C} \text{ to } +125^\circ\text{C}$	± 2.5	± 2.5	$\text{mV}/^\circ\text{C}$
PSRR	Power Supply Rejection Ratio	$f = 1 \text{ kHz}$ to 20 kHz	± 2	15	$\mu\text{V/V}$
INPUT VOLTAGE RANGE					
V_{CM}	Common-mode voltage range	$V_S = 3 \text{ V} \text{ to } 36 \text{ V}$	$(V-)$	$(V+) - 1.5$	V
		$V_S = 5 \text{ V} \text{ to } 36 \text{ V}$	$T_A = -40^\circ\text{C} \text{ to } +125^\circ\text{C}$	$(V-)$	$(V+) - 2$
CMRR	Common-mode rejection ratio	$(V-) \leq V_{CM} \leq (V+) - 1.5 \text{ V}$	$V_S = 3 \text{ V} \text{ to } 36 \text{ V}$	20	100
		$(V-) \leq V_{CM} \leq (V+) - 2.0 \text{ V}$	$V_S = 5 \text{ V} \text{ to } 36 \text{ V}$	$T_A = -40^\circ\text{C} \text{ to } +125^\circ\text{C}$	25
INPUT BIAS CURRENT					
I_B	Input bias current		± 10	± 35	nA
		$T_A = -40^\circ\text{C} \text{ to } +125^\circ\text{C}$	± 50	± 50	nA
I_{OS}	Input offset current		0.5	4	nA
		$T_A = -40^\circ\text{C} \text{ to } +125^\circ\text{C}$	5	5	nA
dI_{OS}/dT	Input offset current drift	$T_A = -40^\circ\text{C} \text{ to } +125^\circ\text{C}$	10	10	$\text{pA}/^\circ\text{C}$
NOISE					
E_n	Input voltage noise	$f = 0.1 \text{ to } 10 \text{ Hz}$	3	3	μV_{PP}
e_n	Input voltage noise density	$f = 1 \text{ kHz}$	40	40	$\text{nV}/\sqrt{\text{Hz}}$
INPUT IMPEDANCE					
Z_{ID}	Differential		$10 \parallel 0.1$	$10 \parallel 0.1$	$\text{M}\Omega \parallel \text{pF}$
Z_{IC}	Common-mode		$4 \parallel 1.5$	$4 \parallel 1.5$	$\text{G}\Omega \parallel \text{pF}$
OPEN-LOOP GAIN					
A_{OL}	Open-loop voltage gain	$V_S = 15 \text{ V}; V_O = 1 \text{ V} \text{ to } 11 \text{ V}; R_L \geq 10 \text{ k}\Omega$, connected to $(V-)$	70	140	V/mV
			$T_A = -40^\circ\text{C} \text{ to } +125^\circ\text{C}$	35	V/mV
FREQUENCY RESPONSE					
GBW	Gain bandwidth product		1.2	1.2	MHz
SR	Slew rate	$G = +1$	0.5	0.5	$\text{V}/\mu\text{s}$
Θ_m	Phase margin	$G = +1$, $R_L = 10\text{k}\Omega$, $C_L = 20 \text{ pF}$	56	56	$^\circ$
t_{OR}	Overload recovery time	$V_{IN} \times \text{gain} > V_S$	10	10	μs
t_s	Settling time	$\text{To } 0.1\%, V_S = 5 \text{ V}, 2\text{-V Step}, G = +1, C_L = 100 \text{ pF}$	4	4	μs
THD+N	Total harmonic distortion + noise	$G = +1$, $f = 1 \text{ kHz}$, $V_O = 3.53 \text{ V}_{RMS}$, $V_S = 36 \text{ V}$, $R_L = 100\text{k}$, $I_{OUT} \leq \pm 50 \mu\text{A}$, $BW = 80 \text{ kHz}$	0.001	0.001	$\%$
OUTPUT					
V_O	Voltage output swing from rail	Positive Rail (V_+)	$I_{OUT} = 50 \mu\text{A}$	1.35	1.42
			$I_{OUT} = 1 \text{ mA}$	1.4	1.48
		Negative Rail (V_-)	$I_{OUT} = 5 \text{ mA}$ ⁽¹⁾	1.5	1.61
			$I_{OUT} = 50 \mu\text{A}$	100	150
		$V_S = 5 \text{ V}, RL \leq 10 \text{ k}\Omega$ connected to $(V-)$	$I_{OUT} = 1 \text{ mA}$	0.75	1
			$T_A = -40^\circ\text{C} \text{ to } +125^\circ\text{C}$	5	20
I_O	Output current	$V_S = 15 \text{ V}; V_O = V_-; V_{ID} = 1 \text{ V}$	-20	-30	mA
			$T_A = -40^\circ\text{C} \text{ to } +125^\circ\text{C}$	-10	
		$V_S = 15 \text{ V}; V_O = V_+; V_{ID} = -1 \text{ V}$	10	20	mA
			$T_A = -40^\circ\text{C} \text{ to } +125^\circ\text{C}$	5	
I_{SC}	Short-circuit current	$V_S = 20 \text{ V}$, $(V+) = 10 \text{ V}$, $(V-) = -10 \text{ V}$, $V_O = 0 \text{ V}$	60	100	μA
			± 40	± 60	
C_{LOAD}	Capacitive load drive		100	100	pF
R_O	Open-loop output resistance	$f = 1 \text{ MHz}$, $I_O = 0 \text{ A}$	300	300	Ω
POWER SUPPLY					
I_O	Quiescent current per amplifier	$V_S = 5 \text{ V}$; $I_O = 0 \text{ A}$	$T_A = -40^\circ\text{C} \text{ to } +125^\circ\text{C}$	300	460
I_O	Quiescent current per amplifier	$V_S = 36 \text{ V}$; $I_O = 0 \text{ A}$		800	μA

(1) Specified by characterization only

7.7 Electrical Characteristics: LM358, LM358A

For $V_S = (V+) - (V-) = 5$ V, $T_A = 25$ °C, (unless otherwise noted)

PARAMETER		TEST CONDITIONS ⁽¹⁾		MIN	TYP ⁽²⁾	MAX	UNIT
OFFSET VOLTAGE							
V_{OS}	Input offset voltage	$V_S = 5$ V to 30 V; $V_{CM} = 0$ V; $V_O = 1.4$ V	LM358	$T_A = 0^\circ\text{C}$ to 70°C	3	7	mV
				$T_A = 0^\circ\text{C}$ to 70°C	9		
			LM358A	$T_A = 0^\circ\text{C}$ to 70°C	2	3	
				$T_A = 0^\circ\text{C}$ to 70°C	5		
dV_{OS}/dT	Input offset voltage drift		LM358	$T_A = 0^\circ\text{C}$ to 70°C	7		$\mu\text{V}/^\circ\text{C}$
			LM358A	$T_A = 0^\circ\text{C}$ to 70°C	7	20	
PSRR	Input offset voltage vs power supply ($\Delta V_{IO}/\Delta V_S$)	$V_S = 5$ V to 30 V		65	100		dB
V_{O1}/V_{O2}	Channel separation	$f = 1$ kHz to 20 kHz			120		dB
INPUT VOLTAGE RANGE							
V_{CM}	Common-mode voltage range	$V_S = 5$ V to 30 V	LM358	(V–)	(V+) – 1.5	V	
		$V_S = 30$ V	LM358A				
		$V_S = 5$ V to 30 V	LM358	$T_A = 0^\circ\text{C}$ to 70°C	(V–)		
		$V_S = 30$ V	LM358A				
CMRR	Common-mode rejection ratio	$V_S = 5$ V to 30 V; $V_{CM} = 0$ V		65	80		dB
INPUT BIAS CURRENT							
I_B	Input bias current	$V_O = 1.4$ V	LM358	$T_A = 0^\circ\text{C}$ to 70°C	–20	–250	nA
				$T_A = 0^\circ\text{C}$ to 70°C	–500		
			LM358A	$T_A = 0^\circ\text{C}$ to 70°C	–15	–100	
				$T_A = 0^\circ\text{C}$ to 70°C	–200		
I_{OS}	Input offset current	$V_O = 1.4$ V	LM358		2	50	nA
				$T_A = 0^\circ\text{C}$ to 70°C	150		
			LM358A	$T_A = 0^\circ\text{C}$ to 70°C	2	30	
				$T_A = 0^\circ\text{C}$ to 70°C	75		
dI_{OS}/dT	Input offset current drift		LM358A	$T_A = 0^\circ\text{C}$ to 70°C	10		$\mu\text{A}/^\circ\text{C}$
				$T_A = 0^\circ\text{C}$ to 70°C	300		
NOISE							
e_n	Input voltage noise density	$f = 1$ kHz			40		nV/ $\sqrt{\text{Hz}}$
OPEN-LOOP GAIN							
A_{OL}	Open-loop voltage gain	$V_S = 15$ V; $V_O = 1$ V to 11 V; $R_L \geq 2$ kΩ		25	100	V/mV	
				$T_A = 0^\circ\text{C}$ to 70°C	15		
FREQUENCY RESPONSE							
GBW	Gain bandwidth product				0.7		MHz
SR	Slew rate	$G = +1$			0.3		V/ μs
OUTPUT							
V_O	Voltage output swing from rail	Positive rail	$V_S = 30$ V; $R_L = 2$ kΩ	$T_A = 0^\circ\text{C}$ to 70°C	4		V
			$V_S = 30$ V; $R_L \geq 10$ kΩ		2	3	
			$V_S = 5$ V; $R_L \geq 2$ kΩ			1.5	
		Negative rail	$V_S = 5$ V; $R_L \leq 10$ kΩ	$T_A = 0^\circ\text{C}$ to 70°C	5	20	
I_O	Output current	Source	$V_S = 15$ V; $V_O = 0$ V; $V_{ID} = 1$ V		–20	–30	mA
						–60	
				$T_A = 0^\circ\text{C}$ to 70°C	–10		
		Sink	$V_S = 15$ V; $V_O = 15$ V; $V_{ID} = –1$ V		10	20	
				$T_A = 0^\circ\text{C}$ to 70°C	5		
		$V_{ID} = –1$ V; $V_O = 200$ mV			12	30	µA
I_{SC}	Short-circuit current	$V_S = 10$ V; $V_O = V_S / 2$			± 40	± 60	mA
POWER SUPPLY							
I_Q	Quiescent current per amplifier	$V_O = 2.5$ V; $I_O = 0$ A	$T_A = 0^\circ\text{C}$ to 70°C		350	600	µA
					500	1000	

(1) All characteristics are measured under open-loop conditions, with zero common-mode input voltage, unless otherwise specified. Maximum V_S for testing purposes is 30 V for LM358 and LM358A.

(2) All typical values are $T_A = 25$ °C.

7.8 Electrical Characteristics: LM2904, LM2904V

For $V_S = (V+) - (V-) = 5 \text{ V}$, $T_A = 25^\circ\text{C}$, (unless otherwise noted)

PARAMETER		TEST CONDITIONS ⁽¹⁾			MIN	TYP ⁽²⁾	MAX	UNIT
OFFSET VOLTAGE								
V _{OS}	Input offset voltage	$V_S = 5 \text{ V}$ to maximum; $V_{CM} = 0 \text{ V}$; $V_O = 1.4 \text{ V}$	Non-A suffix devices	$T_A = -40^\circ\text{C}$ to 125°C		3	7	mV
			A-suffix devices	$T_A = -40^\circ\text{C}$ to 125°C		1	2	
dV _{OS} /dT	Input offset voltage drift			$T_A = -40^\circ\text{C}$ to 125°C		7		µV/°C
PSRR	Input offset voltage vs power supply ($\Delta V_{IO}/\Delta V_S$)	$V_S = 5 \text{ V}$ to 30 V			65	100		dB
V _{O1} /V _{O2}	Channel separation	$f = 1 \text{ kHz}$ to 20 kHz				120		dB
INPUT VOLTAGE RANGE								
V _{CM}	Common-mode voltage range	$V_S = 5 \text{ V}$ to maximum		$T_A = -40^\circ\text{C}$ to 125°C	(V–)	(V+) – 1.5		V
CMRR	Common-mode rejection ratio	$V_S = 5 \text{ V}$ to maximum; $V_{CM} = 0 \text{ V}$			(V–)	(V+) – 2		
INPUT BIAS CURRENT								
I _B	Input bias current	$V_O = 1.4 \text{ V}$		$T_A = -40^\circ\text{C}$ to 125°C		-20	-250	nA
I _{OS}	Input offset current	$V_O = 1.4 \text{ V}$	Non-V suffix device	$T_A = -40^\circ\text{C}$ to 125°C		2	50	
			V-suffix device	$T_A = -40^\circ\text{C}$ to 125°C		300		nA
dI _{OS} /dT	Input offset current drift			$T_A = -40^\circ\text{C}$ to 125°C		2	50	nA
						150		
NOISE								
e _n	Input voltage noise density	$f = 1 \text{ kHz}$				40		nV/√Hz
OPEN-LOOP GAIN								
A _{OL}	Open-loop voltage gain	$V_S = 15 \text{ V}$; $V_O = 1 \text{ V}$ to 11 V ; $R_L \geq 2 \text{ k}\Omega$			25	100		V/mV
				$T_A = -40^\circ\text{C}$ to 125°C		15		
FREQUENCY RESPONSE								
GBW	Gain bandwidth product					0.7		MHz
SR	Slew rate	G = +1				0.3		V/µs
OUTPUT								
V _O	Voltage output swing from rail	Positive rail	R _L ≥ 10 kΩ			V _S – 1.5		V
			Non-V suffix device	V _S = maximum; R _L = 2 kΩ			4	
V _O				V _S = maximum; R _L ≥ 10 kΩ	$T_A = -40^\circ\text{C}$ to 125°C	2	3	V
			V-suffix device	V _S = maximum; R _L = 2 kΩ		6		
V _O				V _S = maximum; R _L ≥ 10 kΩ		4	5	
			Negative rail	V _S = 5 V; R _L ≤ 10 kΩ	$T_A = -40^\circ\text{C}$ to 125°C	5	20	mV
I _O	Output current	Source				-20	-30	mA
					$T_A = -40^\circ\text{C}$ to 125°C	-10		
I _O		Sink				10	20	mA
					$T_A = -40^\circ\text{C}$ to 125°C	5		
I _{SC}	Short-circuit current	Non-V suffix device				30		µA
			V-suffix device			12	40	
I _Q	Quiescent current per amplifier	$V_O = 2.5 \text{ V}$; I _O = 0 A			$T_A = -40^\circ\text{C}$ to 125°C	350	600	µA
		V _S = maximum; V _O = maximum / 2; I _O = 0 A				500	1000	

- (1) All characteristics are measured under open-loop conditions, with zero common-mode input voltage, unless otherwise specified. Maximum V_S for testing purposes is 26 V for LM2904 and 32 V for LM2904V.
 (2) All typical values are $T_A = 25^\circ\text{C}$.

7.9 Electrical Characteristics: LM158, LM158A

For $V_S = (V+) - (V-) = 5\text{ V}$, $T_A = 25^\circ\text{C}$, (unless otherwise noted)

PARAMETER		TEST CONDITIONS ⁽¹⁾		MIN	TYP ⁽²⁾	MAX	UNIT	
OFFSET VOLTAGE								
V_{OS}	Input offset voltage	$V_S = 5\text{ V}$ to 30 V ; $V_{CM} = 0\text{ V}$; $V_O = 1.4\text{ V}$	LM158		3	5	mV	
				$T_A = -55^\circ\text{C}$ to 125°C		7		
			LM158A	$T_A = -55^\circ\text{C}$ to 125°C		2		
dV_{OS}/dT	Input offset voltage drift		LM158	$T_A = -55^\circ\text{C}$ to 125°C	7		$\mu\text{V}/^\circ\text{C}$	
			LM158A	$T_A = -55^\circ\text{C}$ to 125°C	7	15 ⁽³⁾		
PSRR	Input offset voltage vs power supply ($\Delta V_{IO}/\Delta V_S$)	$V_S = 5\text{ V}$ to 30 V			65	100	dB	
V_{O1}/V_{O2}	Channel separation	$f = 1\text{ kHz}$ to 20 kHz				120	dB	
INPUT VOLTAGE RANGE								
V_{CM}	Common-mode voltage range	$V_S = 5\text{ V}$ to 30 V	LM158		(V–)	(V+) – 1.5	V	
		$V_S = 30\text{ V}$	LM158A					
		$V_S = 5\text{ V}$ to 30 V	LM158	$T_A = -55^\circ\text{C}$ to 125°C	(V–)	(V+) – 2		
		$V_S = 30\text{ V}$	LM158A					
CMRR	Common-mode rejection ratio	$V_S = 5\text{ V}$ to 30 V ; $V_{CM} = 0\text{ V}$			70	80	dB	
INPUT BIAS CURRENT								
I_B	Input bias current	$V_O = 1.4\text{ V}$	LM158		-20	-150	nA	
				$T_A = -55^\circ\text{C}$ to 125°C		-300		
			LM158A		-15	-50		
i_{os}	Input offset current	$V_O = 1.4\text{ V}$	LM158	$T_A = -55^\circ\text{C}$ to 125°C	2	30	nA	
					100			
dI_{OS}/dT	Input offset current drift		LM158A	$T_A = -55^\circ\text{C}$ to 125°C	2	10	$\text{pA}/^\circ\text{C}$	
					30			
10								
						200		
NOISE								
e_n	Input voltage noise density	$f = 1\text{ kHz}$				40	$\text{nV}/\sqrt{\text{Hz}}$	
OPEN-LOOP GAIN								
A_{OL}	Open-loop voltage gain	$V_S = 15\text{ V}$; $V_O = 1\text{ V}$ to 11 V ; $R_L \geq 2\text{ k}\Omega$			50	100	V/mV	
				$T_A = -55^\circ\text{C}$ to 125°C	25			
FREQUENCY RESPONSE								
GBW	Gain bandwidth product					0.7	MHz	
SR	Slew rate	$G = +1$				0.3	$\text{V}/\mu\text{s}$	
OUTPUT								
V_O	Voltage output swing from rail	Positive rail	$V_S = 30\text{ V}$; $R_L = 2\text{ k}\Omega$	$T_A = -55^\circ\text{C}$ to 125°C	4		V	
			$V_S = 30\text{ V}$; $R_L \geq 10\text{ k}\Omega$		2	3		
			$V_S = 5\text{ V}$; $R_L \geq 2\text{ k}\Omega$			1.5		
I_O	Output current	Negative rail	$V_S = 5\text{ V}$; $R_L \leq 10\text{ k}\Omega$	$T_A = -55^\circ\text{C}$ to 125°C	5	20	mA	
					-20	-30		
		Source	$V_S = 15\text{ V}$; $V_O = 0\text{ V}$; $V_{ID} = 1\text{ V}$	LM158A		-60		
				$T_A = -55^\circ\text{C}$ to 125°C	-10			
			$V_S = 15\text{ V}$; $V_O = 15\text{ V}$; $V_{ID} = -1\text{ V}$	Sink	10	20		
				$T_A = -55^\circ\text{C}$ to 125°C	5			
I_{SC}	Short-circuit current	$V_{ID} = -1\text{ V}$; $V_O = 200\text{ mV}$			12	30	μA	
		$V_S = 10\text{ V}$; $V_O = V_S / 2$				± 40		
POWER SUPPLY								
I_Q	Quiescent current per amplifier	$V_O = 2.5\text{ V}$; $I_O = 0\text{ A}$		$T_A = -55^\circ\text{C}$ to 125°C	350	600	μA	
		$V_S = 30\text{ V}$; $V_O = 15\text{ V}$; $I_O = 0\text{ A}$			500	1000		

(1) All characteristics are measured under open-loop conditions, with zero common-mode input voltage, unless otherwise specified. Maximum V_S for testing purposes is 30 V for LM158 and LM158A.

(2) All typical values are $T_A = 25^\circ\text{C}$.

(3) On products compliant to MIL-PRF-38535, this parameter is not production tested.

7.10 Electrical Characteristics: LM258, LM258A

For $V_S = (V+) - (V-) = 5 \text{ V}$, $T_A = 25^\circ\text{C}$, (unless otherwise noted)

PARAMETER	TEST CONDITIONS ⁽¹⁾			MIN	TYP ⁽²⁾	MAX	UNIT			
OFFSET VOLTAGE										
V_{OS} Input offset voltage	$V_S = 5 \text{ V to } 30 \text{ V}; V_{CM} = 0 \text{ V}; V_O = 1.4 \text{ V}$	LM258	$T_A = -25^\circ\text{C to } 85^\circ\text{C}$		3	5	mV			
			$T_A = -25^\circ\text{C to } 85^\circ\text{C}$		7					
		LM258A	$T_A = -25^\circ\text{C to } 85^\circ\text{C}$		2	3				
dV_{OS}/dT Input offset voltage drift		LM258	$T_A = -25^\circ\text{C to } 85^\circ\text{C}$		7		$\mu\text{V}/^\circ\text{C}$			
			$T_A = -25^\circ\text{C to } 85^\circ\text{C}$		7	15				
PSRR ($\Delta V_{IO}/\Delta V_S$)	$V_S = 5 \text{ V to } 30 \text{ V}$			65	100		dB			
V_{O1}/V_{O2} Channel separation	$f = 1 \text{ kHz to } 20 \text{ kHz}$				120		dB			
INPUT VOLTAGE RANGE										
V_{CM} Common-mode voltage range	$V_S = 5 \text{ V to } 30 \text{ V}$	LM258		$(V-) - (V+) - 1.5$	V					
	$V_S = 30 \text{ V}$	LM258A								
	$V_S = 5 \text{ V to } 30 \text{ V}$	LM258	$T_A = -25^\circ\text{C to } 85^\circ\text{C}$	$(V-) - (V+) - 2$						
	$V_S = 30 \text{ V}$	LM258A								
CMRR Common-mode rejection ratio	$V_S = 5 \text{ V to } 30 \text{ V}; V_{CM} = 0 \text{ V}$			70	80		dB			
INPUT BIAS CURRENT										
I_B Input bias current	$V_O = 1.4 \text{ V}$	LM258	$T_A = -25^\circ\text{C to } 85^\circ\text{C}$	-20	-150		nA			
			$T_A = -25^\circ\text{C to } 85^\circ\text{C}$		-300					
		LM258A	$T_A = -25^\circ\text{C to } 85^\circ\text{C}$	-15	-80					
			$T_A = -25^\circ\text{C to } 85^\circ\text{C}$		-100					
I_{OS} Input offset current	$V_O = 1.4 \text{ V}$	LM258		2	30		nA			
			$T_A = -25^\circ\text{C to } 85^\circ\text{C}$		100					
		LM258A	$T_A = -25^\circ\text{C to } 85^\circ\text{C}$	2	15					
dI_{OS}/dT Input offset current drift		LM258A	$T_A = -25^\circ\text{C to } 85^\circ\text{C}$		30		$\text{pA}/^\circ\text{C}$			
			$T_A = -25^\circ\text{C to } 85^\circ\text{C}$		10					
NOISE										
e_n Input voltage noise density	$f = 1 \text{ kHz}$				40		$\text{nV}/\sqrt{\text{Hz}}$			
OPEN-LOOP GAIN										
A_{OL} Open-loop voltage gain	$V_S = 15 \text{ V}; V_O = 1 \text{ V to } 11 \text{ V}; R_L \geq 2 \text{ k}\Omega$			50	100		V/mV			
			$T_A = -25^\circ\text{C to } 85^\circ\text{C}$		25					
FREQUENCY RESPONSE										
GBW Gain bandwidth product					0.7		MHz			
SR Slew rate	$G = +1$				0.3		$\text{V}/\mu\text{s}$			
OUTPUT										
V_O Voltage output swing from rail	Positive rail	$V_S = 30 \text{ V}; R_L = 2 \text{ k}\Omega$	$T_A = -25^\circ\text{C to } 85^\circ\text{C}$		4		V			
		$V_S = 30 \text{ V}; R_L \geq 10 \text{ k}\Omega$			2	3				
		$V_S = 5 \text{ V}; R_L \geq 2 \text{ k}\Omega$				1.5				
I_O Output current	Negative rail	$V_S = 5 \text{ V}; R_L \leq 10 \text{ k}\Omega$	$T_A = -25^\circ\text{C to } 85^\circ\text{C}$	5	20		mV			
				-20	-30					
		Source	$LM258A$			-60				
			$T_A = -25^\circ\text{C to } 85^\circ\text{C}$	-10						
				10	20					
		Sink	$T_A = -25^\circ\text{C to } 85^\circ\text{C}$	5						
				12	30		μA			
I_{SC} Short-circuit current	$V_S = 10 \text{ V}; V_O = V_S / 2$				± 40	± 60	mA			
POWER SUPPLY										
I_Q Quiescent current per amplifier	$V_O = 2.5 \text{ V}; I_O = 0 \text{ A}$	$T_A = -25^\circ\text{C to } 85^\circ\text{C}$		350	600		μA			
				500	1000					

(1) All characteristics are measured under open-loop conditions, with zero common-mode input voltage, unless otherwise specified. Maximum V_S for testing purposes is 30 V for LM258 and LM258A.

(2) All typical values are $T_A = 25^\circ\text{C}$.

7.11 Typical Characteristics

Typical characteristics section is applicable for LM358B and LM2904B. The typical characteristics data section was taken with $T_A = 25^\circ\text{C}$, $V_S = 36\text{ V} (\pm 18\text{ V})$, $V_{CM} = V_S / 2$, $R_{LOAD} = 10\text{ k}\Omega$ connected to $V_S / 2$ (unless otherwise noted).




Figure 1. Offset Voltage Production Distribution




Figure 2. Offset Voltage Drift Distribution




Figure 3. Offset Voltage vs Temperature




Figure 4. Offset Voltage vs Common-Mode Voltage




Figure 5. Open-Loop Gain and Phase vs Frequency




Figure 6. Closed-Loop Gain vs Frequency

Typical Characteristics (continued)

Typical characteristics section is applicable for LM358B and LM2904B. The typical characteristics data section was taken with $T_A = 25^\circ\text{C}$, $V_S = 36 \text{ V} (\pm 18 \text{ V})$, $V_{CM} = V_S / 2$, $R_{LOAD} = 10 \text{ k}\Omega$ connected to $V_S / 2$ (unless otherwise noted).




Figure 7. Input Bias Current vs Common-Mode Voltage




Figure 8. Input Offset Current vs Common-Mode Voltage




Figure 9. Input Bias Current vs Temperature




Figure 10. Input Offset Current vs Temperature




Figure 11. Output Voltage Swing vs Output Current (Sourcing)




Figure 12. Output Voltage Swing vs Output Current (Sinking)

Typical Characteristics (continued)

Typical characteristics section is applicable for LM358B and LM2904B. The typical characteristics data section was taken with $T_A = 25^\circ\text{C}$, $V_S = 36\text{ V} (\pm 18\text{ V})$, $V_{CM} = V_S / 2$, $R_{LOAD} = 10\text{ k}\Omega$ connected to $V_S / 2$ (unless otherwise noted).




Figure 13. CMRR and PSRR vs Frequency




Figure 14. Common-Mode Rejection Ratio vs Temperature (dB)




Figure 15. Power Supply Rejection Ratio vs Temperature (dB)




Figure 16. 0.1-Hz to 10-Hz Noise





Figure 17. Input Voltage Noise Spectral Density vs Frequency




G = 1, f = 1 kHz, BW = 80 kHz,
 $V_{OUT} = 10\text{ V}_{PP}$, R_L connected to V_-

Figure 18. THD+N Ratio vs Frequency, G = 1


Typical Characteristics (continued)

Typical characteristics section is applicable for LM358B and LM2904B. The typical characteristics data section was taken with $T_A = 25^\circ\text{C}$, $V_S = 36 \text{ V} (\pm 18 \text{ V})$, $V_{CM} = V_S / 2$, $R_{LOAD} = 10 \text{ k}\Omega$ connected to $V_S / 2$ (unless otherwise noted).




Typical Characteristics (continued)

Typical characteristics section is applicable for LM358B and LM2904B. The typical characteristics data section was taken with $T_A = 25^\circ\text{C}$, $V_S = 36 \text{ V} (\pm 18 \text{ V})$, $V_{CM} = V_S / 2$, $R_{LOAD} = 10 \text{ k}\Omega$ connected to $V_S / 2$ (unless otherwise noted).



Typical Characteristics (continued)

Typical characteristics section is applicable for LM358B and LM2904B. The typical characteristics data section was taken with $T_A = 25^\circ\text{C}$, $V_S = 36 \text{ V} (\pm 18 \text{ V})$, $V_{CM} = V_S / 2$, $R_{LOAD} = 10 \text{ k}\Omega$ connected to $V_S / 2$ (unless otherwise noted).



Typical Characteristics (continued)

Typical characteristics section is applicable for LM358B and LM2904B. The typical characteristics data section was taken with $T_A = 25^\circ\text{C}$, $V_S = 36 \text{ V} (\pm 18 \text{ V})$, $V_{CM} = V_S / 2$, $R_{LOAD} = 10 \text{ k}\Omega$ connected to $V_S / 2$ (unless otherwise noted).




Figure 37. Channel Separation vs Frequency

Figure 38. EMIRR (Electromagnetic Interference Rejection Ratio) vs Frequency

7.12 Typical Characteristics

Typical characteristics section is applicable for LM158, LM158A, LM258, LM258A, LM358, LM358A, LM2904, and LM2904V.




Figure 39. Input Current vs Temperature




Figure 40. Supply Current vs Supply Voltage




Figure 41. Avol Voltage Gain vs Supply Voltage




Figure 42. Common-Mode Rejection Ratio vs Frequency




Figure 43. Voltage Follower Large Signal Response (50 pF)




Figure 44. Voltage Follower Small Signal Response (50 pF)

Typical Characteristics (continued)

Typical characteristics section is applicable for LM158, LM158A, LM258, LM258A, LM358, LM358A, LM358B, LM358BA, LM2904, LM2904B, LM2904BA, and LM2904V.




Figure 45. Maximum Output Swing vs Frequency
 $(V_{CC} = 15 \text{ V})$




Figure 46. Output Sourcing Characteristics




Figure 47. Output Sinking Characteristics




Figure 48. Source Current Limiting

8 Parameter Measurement Information




Figure 49. Unity-Gain Amplifier




Figure 50. Noise-Test Circuit




Figure 51. Test Circuit, $G = -1$, for THD+N and Small-Signal Step Response


9 Detailed Description

9.1 Overview

These devices consist of two independent, high-gain frequency-compensated operational amplifiers designed to operate from a single supply over a wide range of voltages. Operation from split supplies also is possible if the difference between the two supplies is within the supply voltage range specified in the *Recommended Operating Conditions* section, and V_S is at least 1.5 V more positive than the input common-mode voltage. The low supply-current drain is independent of the magnitude of the supply voltage.

Applications include transducer amplifiers, dc amplification blocks, and all the conventional operational amplifier circuits that now can be implemented more easily in single-supply-voltage systems. For example, these devices can be operated directly from the standard 5-V supply used in digital systems and easily can provide the required interface electronics without additional ± 5 -V supplies.

9.2 Functional Block Diagram - LM358B, LM358BA, LM2904B, LM2904BA



9.3 Feature Description

9.3.1 Unity-Gain Bandwidth

The unity-gain bandwidth is the frequency up to which an amplifier with a unity gain may be operated without greatly distorting the signal. These devices have a 1.2-MHz unity-gain bandwidth (B Version).

9.3.2 Slew Rate

The slew rate is the rate at which an operational amplifier can change its output when there is a change on the input. These devices have a 0.5-V/ μ s slew rate (B Version).

9.3.3 Input Common Mode Range

The valid common mode range is from device ground to $V_S - 1.5$ V ($V_S - 2$ V across temperature). Inputs may exceed V_S up to the maximum V_S without device damage. At least one input must be in the valid input common-mode range for the output to be the correct phase. If both inputs exceed the valid range, then the output phase is undefined. If either input more than 0.3 V below V_- then input current should be limited to 1 mA and the output phase is undefined.

9.4 Device Functional Modes

These devices are powered on when the supply is connected. This device can be operated as a single-supply operational amplifier or dual-supply amplifier, depending on the application.

10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The LMx58 and LM2904 operational amplifiers are useful in a wide range of signal conditioning applications. Inputs can be powered before V_S for flexibility in multiple supply circuits.

10.2 Typical Application

A typical application for an operational amplifier is an inverting amplifier. This amplifier takes a positive voltage on the input, and makes it a negative voltage of the same magnitude. In the same manner, it also makes negative voltages positive.




Figure 52. Application Schematic

10.2.1 Design Requirements

The supply voltage must be chosen such that it is larger than the input voltage range and output range. For instance, this application scales a signal of ± 0.5 V to ± 1.8 V. Setting the supply at ± 12 V is sufficient to accommodate this application.

10.2.2 Detailed Design Procedure

Determine the gain required by the inverting amplifier using [Equation 1](#) and [Equation 2](#):

$$A_v = \frac{V_{OUT}}{V_{IN}} \quad (1)$$

$$A_v = \frac{1.8}{-0.5} = -3.6 \quad (2)$$

Once the desired gain is determined, choose a value for R_I or R_F . [Subscripts should be fixed in the accompanying figures and equations also.] Choosing a value in the kilohm range is desirable because the amplifier circuit uses currents in the milliamperes range. This ensures the part does not draw too much current. This example uses 10 k Ω for R_I which means 36 k Ω is used for R_F . This was determined by [Equation 3](#).

$$A_v = -\frac{R_F}{R_I} \quad (3)$$

Typical Application (continued)

10.2.3 Application Curve




Figure 53. Input and Output Voltages of the Inverting Amplifier

11 Power Supply Recommendations

CAUTION

Supply voltages larger than specified in the recommended operating region can permanently damage the device (see the *Absolute Maximum Ratings*).

Place 0.1- μ F bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, see the *Layout* section.

12 Layout

12.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole, as well as the operational amplifier. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
 - Connect low-ESR, 0.1- μ F ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single-supply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds, paying attention to the flow of the ground current.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If it is not possible to keep them separate, it is much better to cross the sensitive trace perpendicular as opposed to in parallel with the noisy trace. [Things in parallel never cross, by definition]
- Place the external components as close to the device as possible. Keeping R_F and R_G close to the inverting input minimizes parasitic capacitance, as shown in *Layout Examples*.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.

12.2 Layout Examples




Figure 54. Operational Amplifier Board Layout for Noninverting Configuration




Figure 55. Operational Amplifier Schematic for Noninverting Configuration

13 Device and Documentation Support

13.1 Documentation Support

13.1.1 Related Documentation

- Texas Instruments, *Circuit Board Layout Techniques*.

13.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

Table 1. Related Links

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
LM158	Click here				
LM158A	Click here				
LM258	Click here				
LM258A	Click here				
LM358	Click here				
LM358A	Click here				
LM358B	Click here				
LM2904	Click here				
LM2904B	Click here				
LM2904V	Click here				

13.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.4 Community Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

13.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

13.6 Electrostatic Discharge Caution

 This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

 ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.7 Glossary

[SLYZ022 — TI Glossary](#).

This glossary lists and explains terms, acronyms and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most-current data available for the designated devices. This data is subject to change without notice and without revision of this document. For browser based versions of this data sheet, see the left-hand navigation pane.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-87710012A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962-87710012A LM158FKB	Samples
5962-8771001PA	ACTIVE	CDIP	JG	8	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	8771001PA LM158	Samples
5962-87710022A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962-87710022A LM158AFKB	Samples
5962-8771002PA	ACTIVE	CDIP	JG	8	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	8771002PA LM158A	Samples
LM158 MW8	ACTIVE	WAFERSALE	YS	0	1	Green (RoHS & no Sb/Br)	Call TI	Level-1-NA-UNLIM	-55 to 125		Samples
LM158AFKB	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962-87710022A LM158AFKB	Samples
LM158AJG	ACTIVE	CDIP	JG	8	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	LM158AJG	Samples
LM158AJGB	ACTIVE	CDIP	JG	8	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	8771002PA LM158A	Samples
LM158FKB	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962-87710012A LM158FKB	Samples
LM158JG	ACTIVE	CDIP	JG	8	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	LM158JG	Samples
LM158JGB	ACTIVE	CDIP	JG	8	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	8771001PA LM158	Samples
LM258AD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-25 to 85	LM258A	Samples
LM258ADGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-25 to 85	(M3L, M3P, M3S, M3U)	Samples
LM258ADR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU SN	Level-1-260C-UNLIM	-25 to 85	LM258A	Samples
LM258ADRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-25 to 85	LM258A	Samples
LM258ADRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-25 to 85	LM258A	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM258AP	ACTIVE	PDIP	P	8	50	Green (RoHS & no Sb/Br)	NIPDAU SN	N / A for Pkg Type	-25 to 85	LM258AP	Samples
LM258APE4	ACTIVE	PDIP	P	8	50	Pb-Free (RoHS)	NIPDAU	N / A for Pkg Type	-25 to 85	LM258AP	Samples
LM258D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-25 to 85	LM258	Samples
LM258DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-25 to 85	LM258	Samples
LM258DGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-25 to 85	(M2L, M2P, M2S, M2U)	Samples
LM258DGKRG4	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	NIPDAUAG	Level-1-260C-UNLIM	-25 to 85	(M2L, M2P, M2S, M2U)	Samples
LM258DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU SN	Level-1-260C-UNLIM	-25 to 85	LM258	Samples
LM258DRG3	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-25 to 85	LM258	Samples
LM258DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-25 to 85	LM258	Samples
LM258P	ACTIVE	PDIP	P	8	50	Green (RoHS & no Sb/Br)	NIPDAU SN	N / A for Pkg Type	-25 to 85	LM258P	Samples
LM258PE4	ACTIVE	PDIP	P	8	50	Pb-Free (RoHS)	NIPDAU	N / A for Pkg Type	-25 to 85	LM258P	Samples
LM2904AVQDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2904AV	Samples
LM2904AVQDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2904AV	Samples
LM2904AVQPWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2904AV	Samples
LM2904AVQPWRG4	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2904AV	Samples
LM2904BAIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2904BA	Samples
LM2904BIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	L2904B	Samples
LM2904BIPWR	PREVIEW	TSSOP	PW	8	2000	TBD	Call TI	Call TI	-40 to 125		

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM2904D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LM2904	Samples
LM2904DE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LM2904	Samples
LM2904DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LM2904	Samples
LM2904DGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	(MBL, MBP, MBS, MB U)	Samples
LM2904DGKRG4	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	(MBL, MBP, MBS, MB U)	Samples
LM2904DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LM2904	Samples
LM2904DRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LM2904	Samples
LM2904DRG3	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	LM2904	Samples
LM2904DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LM2904	Samples
LM2904P	ACTIVE	PDIP	P	8	50	Green (RoHS & no Sb/Br)	NIPDAU SN	N / A for Pkg Type	-40 to 125	LM2904P	Samples
LM2904PE4	ACTIVE	PDIP	P	8	50	Pb-Free (RoHS)	NIPDAU	N / A for Pkg Type	-40 to 125	LM2904P	Samples
LM2904PSR	ACTIVE	SO	PS	8	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2904	Samples
LM2904PW	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2904	Samples
LM2904PWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	L2904	Samples
LM2904PWRG3	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	L2904	Samples
LM2904PWRG4-JF	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2904	Samples
LM2904QDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2904Q1	Samples
LM2904QDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2904Q1	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM2904VQDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2904V	Samples
LM2904VQDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2904V	Samples
LM2904VQPWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2904V	Samples
LM2904VQPWRG4	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2904V	Samples
LM358AD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	LM358A	Samples
LM358ADE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	LM358A	Samples
LM358ADG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	LM358A	Samples
LM358ADGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	0 to 70	(M6L, M6P, M6S, M6 U)	Samples
LM358ADGKRG4	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	NIPDAUAG	Level-1-260C-UNLIM	0 to 70	(M6L, M6P, M6S, M6 U)	Samples
LM358ADR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU SN	Level-1-260C-UNLIM	0 to 70	LM358A	Samples
LM358ADRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	LM358A	Samples
LM358ADRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	LM358A	Samples
LM358AP	ACTIVE	PDIP	P	8	50	Green (RoHS & no Sb/Br)	NIPDAU SN	N / A for Pkg Type	0 to 70	LM358AP	Samples
LM358APE4	ACTIVE	PDIP	P	8	50	Pb-Free (RoHS)	NIPDAU	N / A for Pkg Type	0 to 70	LM358AP	Samples
LM358APW	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	L358A	Samples
LM358APWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	NIPDAU SN	Level-1-260C-UNLIM	0 to 70	L358A	Samples
LM358APWRG4	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	L358A	Samples
LM358BAIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	L358BA	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM358BIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LM358B	Samples
LM358BIPWR	PREVIEW	TSSOP	PW	8	2000	TBD	Call TI	Call TI	-40 to 85		
LM358D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	LM358	Samples
LM358DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	LM358	Samples
LM358DGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	0 to 70	(M5L, M5P, M5S, M5 U)	Samples
LM358DGKRG4	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	NIPDAUAG	Level-1-260C-UNLIM	0 to 70	(M5L, M5P, M5S, M5 U)	Samples
LM358DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU SN	Level-1-260C-UNLIM	0 to 70	LM358	Samples
LM358DRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	LM358	Samples
LM358DRG3	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	0 to 70	LM358	Samples
LM358DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	LM358	Samples
LM358P	ACTIVE	PDIP	P	8	50	Green (RoHS & no Sb/Br)	NIPDAU SN	N / A for Pkg Type	0 to 70	LM358P	Samples
LM358PE3	ACTIVE	PDIP	P	8	50	Pb-Free (RoHS)	SN	N / A for Pkg Type	0 to 70	LM358P	Samples
LM358PE4	ACTIVE	PDIP	P	8	50	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	0 to 70	LM358P	Samples
LM358PSR	ACTIVE	SO	PS	8	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	L358	Samples
LM358PW	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	L358	Samples
LM358PWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	NIPDAU SN	Level-1-260C-UNLIM	0 to 70	L358	Samples
LM358PWRG3	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	0 to 70	L358	Samples
LM358PWRG4	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	L358	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM358PWRG4-JF	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	L358	Samples
PLM2904BIPWR	ACTIVE	TSSOP	PW	8	2000	TBD	Call TI	Call TI	-40 to 125		Samples
PLM358BIPWR	ACTIVE	TSSOP	PW	8	2000	TBD	Call TI	Call TI	-40 to 85		Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

23-Mar-2020

OTHER QUALIFIED VERSIONS OF LM258A, LM2904, LM2904B :


- Automotive: [LM2904-Q1](#), [LM2904B-Q1](#)
- Enhanced Product: [LM258A-EP](#), [LM2904-EP](#)

NOTE: Qualified Version Definitions:


- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product - Supports Defense, Aerospace and Medical Applications

TAPE AND REEL INFORMATION

REEL DIMENSIONS




TAPE DIMENSIONS



A ₀	Dimension designed to accommodate the component width
B ₀	Dimension designed to accommodate the component length
K ₀	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P ₁	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A ₀ (mm)	B ₀ (mm)	K ₀ (mm)	P ₁ (mm)	W (mm)	Pin1 Quadrant
LM258ADGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM258ADR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM258ADR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM258ADR	SOIC	D	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1
LM258ADRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM258ADRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM258DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM258DR	SOIC	D	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1
LM258DR	SOIC	D	8	2500	330.0	15.4	6.4	5.2	2.1	8.0	12.0	Q1
LM258DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM258DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM258DRG3	SOIC	D	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1
LM258DRG3	SOIC	D	8	2500	330.0	15.4	6.4	5.2	2.1	8.0	12.0	Q1
LM258DRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM258DRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM2904AVQDR	SOIC	D	8	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
LM2904AVQDRG4	SOIC	D	8	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
LM2904AVQPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM2904AVQPWRG4	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
LM2904BAIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM2904BIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM2904DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM2904DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM2904DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM2904DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM2904DR	SOIC	D	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1
LM2904DRG3	SOIC	D	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1
LM2904DRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM2904DRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM2904PWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
LM2904PWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
LM2904PWWRG3	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
LM2904PWWRG4-JF	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
LM2904QDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM2904VQDR	SOIC	D	8	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
LM2904VQPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
LM2904VQPWRG4	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
LM358ADGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM358ADR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM358ADR	SOIC	D	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1
LM358ADR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM358ADRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM358ADRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM358APWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
LM358APWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
LM358APWRG4	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
LM358BAIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM358BIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM358DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM358DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM358DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM358DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM358DR	SOIC	D	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1
LM358DRG3	SOIC	D	8	2500	330.0	15.4	6.4	5.2	2.1	8.0	12.0	Q1
LM358DRG3	SOIC	D	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1
LM358DRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM358PWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
LM358PWWRG3	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
LM358PWWRG4	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
LM358PWWRG4-JF	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM258ADGKR	VSSOP	DGK	8	2500	364.0	364.0	27.0
LM258ADR	SOIC	D	8	2500	367.0	367.0	35.0
LM258ADR	SOIC	D	8	2500	340.5	338.1	20.6
LM258ADR	SOIC	D	8	2500	364.0	364.0	27.0
LM258ADRG4	SOIC	D	8	2500	367.0	367.0	35.0
LM258ADRG4	SOIC	D	8	2500	340.5	338.1	20.6
LM258DGKR	VSSOP	DGK	8	2500	364.0	364.0	27.0
LM258DR	SOIC	D	8	2500	364.0	364.0	27.0
LM258DR	SOIC	D	8	2500	333.2	345.9	28.6
LM258DR	SOIC	D	8	2500	340.5	338.1	20.6
LM258DR	SOIC	D	8	2500	367.0	367.0	35.0
LM258DRG3	SOIC	D	8	2500	364.0	364.0	27.0
LM258DRG3	SOIC	D	8	2500	333.2	345.9	28.6
LM258DRG4	SOIC	D	8	2500	340.5	338.1	20.6
LM258DRG4	SOIC	D	8	2500	367.0	367.0	35.0
LM2904AVQDR	SOIC	D	8	2500	340.5	338.1	20.6
LM2904AVQDRG4	SOIC	D	8	2500	340.5	338.1	20.6
LM2904AVQPWR	TSSOP	PW	8	2000	367.0	367.0	35.0
LM2904AVQPWRG4	TSSOP	PW	8	2000	367.0	367.0	35.0

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM2904BAIDR	SOIC	D	8	2500	340.5	338.1	20.6
LM2904BIDR	SOIC	D	8	2500	340.5	338.1	20.6
LM2904DGKR	VSSOP	DGK	8	2500	364.0	364.0	27.0
LM2904DGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
LM2904DR	SOIC	D	8	2500	367.0	367.0	35.0
LM2904DR	SOIC	D	8	2500	340.5	338.1	20.6
LM2904DR	SOIC	D	8	2500	364.0	364.0	27.0
LM2904DRG3	SOIC	D	8	2500	364.0	364.0	27.0
LM2904DRG4	SOIC	D	8	2500	340.5	338.1	20.6
LM2904DRG4	SOIC	D	8	2500	367.0	367.0	35.0
LM2904PWR	TSSOP	PW	8	2000	367.0	367.0	35.0
LM2904PWR	TSSOP	PW	8	2000	364.0	364.0	27.0
LM2904PWRG3	TSSOP	PW	8	2000	364.0	364.0	27.0
LM2904PWRG4-JF	TSSOP	PW	8	2000	367.0	367.0	35.0
LM2904QDR	SOIC	D	8	2500	350.0	350.0	43.0
LM2904VQDR	SOIC	D	8	2500	340.5	338.1	20.6
LM2904VQPWR	TSSOP	PW	8	2000	367.0	367.0	35.0
LM2904VQPWRG4	TSSOP	PW	8	2000	367.0	367.0	35.0
LM358ADGKR	VSSOP	DGK	8	2500	364.0	364.0	27.0
LM358ADR	SOIC	D	8	2500	340.5	338.1	20.6
LM358ADR	SOIC	D	8	2500	364.0	364.0	27.0
LM358ADR	SOIC	D	8	2500	367.0	367.0	35.0
LM358ADRG4	SOIC	D	8	2500	367.0	367.0	35.0
LM358ADRG4	SOIC	D	8	2500	340.5	338.1	20.6
LM358APWR	TSSOP	PW	8	2000	364.0	364.0	27.0
LM358APWR	TSSOP	PW	8	2000	367.0	367.0	35.0
LM358APWRG4	TSSOP	PW	8	2000	367.0	367.0	35.0
LM358BAIDR	SOIC	D	8	2500	340.5	338.1	20.6
LM358BIDR	SOIC	D	8	2500	340.5	338.1	20.6
LM358DGKR	VSSOP	DGK	8	2500	364.0	364.0	27.0
LM358DGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
LM358DR	SOIC	D	8	2500	340.5	338.1	20.6
LM358DR	SOIC	D	8	2500	367.0	367.0	35.0
LM358DR	SOIC	D	8	2500	364.0	364.0	27.0
LM358DRG3	SOIC	D	8	2500	333.2	345.9	28.6
LM358DRG3	SOIC	D	8	2500	364.0	364.0	27.0
LM358DRG4	SOIC	D	8	2500	367.0	367.0	35.0
LM358DRG4	SOIC	D	8	2500	340.5	338.1	20.6
LM358PWR	TSSOP	PW	8	2000	367.0	367.0	35.0
LM358PWRG3	TSSOP	PW	8	2000	364.0	364.0	27.0
LM358PWRG4	TSSOP	PW	8	2000	367.0	367.0	35.0
LM358PWRG4-JF	TSSOP	PW	8	2000	367.0	367.0	35.0

FK (S-CQCC-N**)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER



- NOTES:
- All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice.
 - This package can be hermetically sealed with a metal lid.
 - Falls within JEDEC MS-004


D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:


- Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- This dimension does not include interlead flash.
- Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT


D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019


NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

MECHANICAL DATA

PS (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE






4040063/C 03/03

- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

PS (R-PDSO-G8)

PLASTIC SMALL OUTLINE


Example Board Layout
(Note C)Stencil Openings
(Note D)Example
Non Soldermask Defined PadExample
Pad Geometry
(See Note C)Example
Non-Solder Mask Opening
(See Note E)

4212188/A 09/11

- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-7351 is recommended for alternate designs.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

JG (R-GDIP-T8)


CERAMIC DUAL-IN-LINE



MECHANICAL DATA

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE




4040082/E 04/2010

- NOTES:
- All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice.
 - Falls within JEDEC MS-001 variation BA.

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



4073329/E 05/06

NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 mm per end.


D. Body width does not include interlead flash. Interlead flash shall not exceed 0,50 mm per side.

E. Falls within JEDEC MO-187 variation AA, except interlead flash.

LAND PATTERN DATA

DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.


PACKAGE OUTLINE

PW0008A



TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



4221848/A 02/2015

NOTES:


- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- Reference JEDEC registration MO-153, variation AA.

EXAMPLE BOARD LAYOUT


PW0008A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
SCALE:10X



4221848/A 02/2015

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0008A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:10X

4221848/A 02/2015

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated