



DAC725

Dual 16-Bit DIGITAL-TO-ANALOG CONVERTER


FEATURES

- COMPLETE DUAL V_{OUT} DAC
- DOUBLE-BUFFERED INPUT REGISTER
- HIGH-SPEED DATA INPUT: Serial or Parallel
- HIGH ACCURACY: ±0.003% Linearity Error
- 14-BIT MONOTONICITY OVER TEMPERATURE
- PLASTIC PACKAGE
- CLEAR INPUT TO SET ZERO OUTPUT

DESCRIPTION

The DAC725 is a dual 16-bit DAC, complete with internal reference and output op amps. The DAC725 is designed to interface to an 8-bit microprocessor bus, but can also be interfaced to wider buses. The hybrid construction minimizes the digital feedthrough typically associated with products that combine the digital bus interface circuitry with high-accuracy analog circuitry.

The 16-bit data word is loaded into either of the DACs in two 8-bit bytes per 16-bit word. The versatility of the control lines allows the data word to be directed to either DAC, in any order. The voltage-out DACs are dedicated to a bipolar output voltage of ±10V. The output is immediately set to 0V when the Clear command is given. This feature, combined with the bus interfacing and complete DAC circuitry, makes the DAC725 ideal for automatic test equipment, power control, servo systems, and robotics applications.



International Airport Industrial Park • Mailing Address: PO Box 11400 • Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706

Tel: (520) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

SPECIFICATIONS

ELECTRICAL

At T_A = +25°C, V_{CC} = ±15V, and after a 10-minute warm-up unless otherwise noted.

		DAC725JP					
PARAMETER	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
NPUT					•		
DIGITAL INPUT							
Resolution		1	16			*	Bits
Bipolar Input Code		ry Twos Comple			*		
Logic Levels ⁽¹⁾ : V _{IH}	+2		+5.5	*		*	V
V _{IL}	– 1		+0.8	*		*	V
$I_{IH} (V_I = +2.7V)$ $I_{IL} (V_I = +0.4V)$			1 1			*	μA μA
TRANSFER CHARACTERISTICS			1				μΛ
					T		1
ACCURACY		±0.003	±0.006		±0.0015	±0.003	% of FSR ⁽²⁾
Linearity Error Differential Linearity Error ⁽³⁾		±0.003 ±0.0045	±0.006 ±0.012		0.003	±0.003 ±0.006	% of FSR
At Bipolar Zero: KP ^(3, 4)		±0.0045	±0.012		±0.003	±0.006	% of FSR
Gain Error ⁽⁵⁾		±0.07	±0.2		±0.003	±0.006 ±0.15	% 01 F3R
Bipolar Zero Error ⁽⁵⁾		±0.07	±0.2 ±0.1		*	*	% of FSR
Montonicity Over Specified Temp. Range	13	±0.05	±0.1	14			Bits
Power Supply Sensitivity: +V _{CC} , -V _{CC}	13	±0.0015	±0.006	14	*	*	% of FSR/%V ₀
		±0.0013	±0.000		*	*	% of FSR/%V ₀
V _{DD}		±0.0001	10.001				70 OI 1 OI (70 V
ORIFT (Over Specified Temperature Range)							
Gain Drift		±10			*	±25	ppm/°C
Bipolar Zero Drift		±5			*	±12	ppm of FSR/°0
Differential Linearity Over Temperature(3)		±0.0045	±0.012		±0.003	±0.006	% of FSR
Linearity Error Over Temperature ⁽³⁾			±0.012			±0.006	% of FSR
SETTLING TIME (to ±0.003% of FSR) ⁽⁶⁾						_	
20V Step (2kΩ load)		4				8	μs
1LSB Step at Worst-Case Code ⁽⁷⁾		2.5			1	4	μs
Slew Rate		10					V/µs
DUTPUT					_	T	
Output Voltage Range ⁽⁸⁾	±10			*			V
Output Current	±5			*			mA
Output Impedance		0.15					Ω
Short Circuit to Common Duration		Indefinite					
POWER SUPPLY REQUIREMENTS		Т				T	
/oltage: +V _{CC}	+11.4	+15	+16.5	*	*	*	V
-V _{cc}	-11.4	-15	-16.5	*	*	*	V
V_{DD}	+4.5	+5	+5.5	*	*	*	V
Current (No load, ±15V supplies): +V _{CC}		+29	+35		*	*	mA
-V _{CC}		-35	-40		*	*	mA
V _{DD}		+6 920	+10		*	*	mA m)//
Power Dissipation (±15V supplies)		920	1175				mW
TEMPERATURE RANGE						1	
Specification	0		+70	*		*	°C
Storage	-60		+150	*		*	°C


^{*}Specification same as model to the left.

NOTES: (1) Digital inputs are TTL, LSTTL, 54/74HC and 54/74HTC compatible over the specification temperature range. (2) FSR means Full-Scale Range. For example, for $\pm 10\text{V}$ output, FSR = 20V. (3) $\pm 0.0015\%$ of FSR is equal to 1LSB in 16-bit resolution. $\pm 0.003\%$ of FSR is equal to 1LSB in 15-bit resolution. $\pm 0.006\%$ of FSR is equal to 1LSB in 14-bit resolution. (4) Error at input code 0000_{H} (BTC). (5) Adjustable to zero with external trim potentiometer. Adjusting the gain potentiometer rotates the transfer function around the bipolar zero point. (6) Maximum represents the 3 σ limit. Not tested for this parameter. (7) The bipolar worst-case code change is FFFF_H to 0000_{H} (BTC). (8) Minimum supply voltage for $\pm 10\text{V}$ output swing is approximately $\pm 13\text{V}$. Output swing for $\pm 12\text{V}$ supplies is at least $\pm 9\text{V}$.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



CONNECTION DIAGRAM



ABSOLUTE MAXIMUM RATINGS

V _{DD} to COMMON	0V, +15V
+V _{CC} to COMMON	0V, +18V
-V _{CC} to COMMON	0V, –18V
Digital Data Inputs to COMMON	0.5V, V _{DD} + 0.5
DC Current any Input	±10mA
Reference Out to COMMON	Indefinite Short to COMMON
V _{OLIT}	Indefinite Short to COMMON
V _{OUT} External Voltage Applied to R _F	
00.	±18V
External Voltage Applied to R _F	±18V
External Voltage Applied to R _F External Voltage Applied to D/A Output	±18V±5V2000mW
External Voltage Applied to R _F External Voltage Applied to D/A Output Power Dissipation	±18V

NOTE: These devices are sensitive to electrostatic discharge. Appropriate I.C. handling procedures should be followed.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

ORDERING INFORMATION

MODEL	LINEARITY ERROR max (% of FSR)	TEMPERATURE RANGE
DAC725JP	±0.012	0°C to +70°C
DAC725KP	±0.006	0°C to +70°C

PIN DESCRIPTIONS

	TIN DESCRIPTIONS							
PIN	DESIGNATOR	DESCRIPTION						
1	CLR	Clear line. Sets the D/A						
		register to 0000 _{HEX} ,						
		which gives bipolar zero						
	.,	on the D/A output.						
2	$\frac{V_{DD}}{\Lambda}$	Logic supply (+5V).						
3	A ₂	Latch enable for D/A latch (active low).						
4	$\overline{A_0}$	Latch enable for "low byte"						
1 '	7.0	input (active low).						
5	$\overline{A_1}$	Latch enable for "high byte"						
	'	input (active low).						
6	D ₇ (D ₁₅)	Input for data bit 7 if en-						
	(MSB)	abling low byte (LB) latch,						
		or data bit 15 if enabling						
l _		the high byte (HB) latch.						
7	D ₆ (D ₁₄)	Input for data bit 6 if en-						
		abling LB latch, or data bit 14 if enabling HB latch.						
8	D ₅ (D ₁₃)	Data bit 5 (LB) or data bit						
ľ	D ₅ (D ₁₃)	13 (HB).						
9	D ₄ (D ₁₂)	Data bit 4 (LB) or data bit						
		12 (HB).						
10	D ₃ (D ₁₁)	Data bit 3 (LB) or data bit						
		11 (HB).						
11	D ₂ (D ₁₀)	Data bit 2 (LB) or data bit						
12	D ₁ (D ₉)	10 (HB). Data bit 1 (LB) or data bit 9						
12	D ₁ (D ₉)	(HB).						
13	D ₀ (D ₈)	Data bit 0 (LB) or data bit						
	0 (8)	8 (HB).						
14	DCOM	Digital common.						
15	V _{OUT} (B)	Voltage output for DAC B.						
16	ACOM (B)	Analog common for DAC B.						
17	SJ (B)	Summing junction of the in-						
40	OA (D)	ternal op amp for DAC B.						
18 19	GA (B) WR (B)	Gain adjust pin for DAC B. Write control line for DAC B.						
20	VK (B) CS (B)	Chip select control line for						
20	O3 (b)	DAC B.						
21	+V _{CC}	Positive supply voltage						
		(+15V).						
22	-V _{CC}	Negative supply voltage						
l		(–15V).						
23	CS (A)	Chip select control line for						
24	WR (A)	DAC A. Write control line for DAC A.						
25	VVR (A) V _{OUT} (A)	Voltage output for DAC A.						
26	ACOM (A)	Analog common for DAC A.						
27	SJ (A)	Summing junction of the in-						
	()	ternal op amp for DAC A.						
28	GA (A)	Gain adjust pin for DAC A.						

PACKAGE INFORMATION

MODEL	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾
DAC725JP	28-Pin Plastic DIP	215
DAC725KP	28-Pin Plastic DIP	215

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.



3

DISCUSSION OF SPECIFICATIONS

DIGITAL INPUT CODES

The DAC725 accepts positive-true binary twos complement input code, as shown in Table I. The data is loaded into either DAC, 8 bits at a time. The data may also be clocked into the device in a serial format.

DIGITAL INPUT CODES	ANALOG OUTPUT (Binary Two's Complement, Bipolar Operation, All Models)
7FFF _H	+ Full Scale
0000 _H	Zero
FFFF _H	- 1LSB
8000 _H	Full Scale

TABLE I. Digital Input Codes.

ACCURACY

Linearity

This specification describes one of the most important measures of performance of a D/A converter. Linearity error is the deviation of the analog output from a straight line drawn through the end points (minus full-scale point and plus full-scale point).

Differential Linearity Error

Differential Linearity Error (DLE) of a D/A converter is the deviation from an ideal 1LSB change in the output when the input changes from one adjacent code to the next. A differential linearity error specification of $\pm 1/2$ LSB means that the output step size can be between 1/2LSB and 3/2LSB when the input changes between adjacent codes. A negative DLE specification of -1LSB maximum (-0.006% for 14-bit resolution) insures monotonicity.

Monotonicity

Monotonicity assures that the analog output will increase or remain the same for increasing input digital codes. The DAC725 is specified to be monotonic to 14 bits over the entire specification range.

DRIFT

Gain Drift

Gain drift is a measure of the change in full-scale range output over temperature expressed in parts per million per degree centigrade (ppm/°C). Gain drift is established by:

- (1) testing the end point differences at t_{MIN} , +25°C and t_{MAX} ,
- (2) calculating the gain error with respect to the +25°C value, and
- (3) dividing by the temperature change.

The DAC725 is specified for Maximum Gain and Offset values at temperature. This tells the system designer the maximum that can be expected over temperature, regardless of room temperature values.

Zero Drift

Zero drift is a measure of change in the output with $0000_{\rm H}$ applied to the D/A converter inputs over the specified temperature range. This code corresponds to 0V analog output.

The maximum change in offset at t_{MIN} or t_{MAX} is referenced to the zero error at +25°C and is divided by the temperature change. This drift is expressed in FSR/°C.

SETTLING TIME

Settling time of the D/A is the total time required for the analog output to settle within an error band around its final value after a change in digital input. Refer to Figure 1 for typical values for this family of products.




FIGURE 1. Final-Value Error Band Versus Full-Scale Range Settling Time.

Settling times are specified to $\pm 0.003\%$ of FSR ($\pm 1/2$ LSB for 14 bits) for two input conditions: a full-scale range change of 20V (± 10 V), and a 1LSB change at the "major carry," the point at which the worst-case settling time occurs. This is the worst-case point since all of the input bits change when going from one code to the next.

POWER SUPPLY SENSITIVITY

Power supply sensitivity is a measure of the effect of a change in a power supply voltage on the D/A converter output. It is defined as a percent of FSR change in the output per percent of change in either the positive supply (+V $_{CC}$), negative supply (-V $_{CC}$) or logic supply (V $_{DD}$) about the nominal power supply voltages (see Figure 2). It is specified for DC or low frequency changes. The typical performance curve in Figure 2 shows the effect of high frequency changes in power supply voltages.




FIGURE 2. Power Supply Rejection Versus Power Supply Ripple Frequency.

OPERATING INSTRUCTIONS

POWER SUPPLY CONNECTIONS

For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown in the Connection Diagram. $1\mu F$ to $10\mu F$ tantalum capacitors should be located close to the D/A converter.

EXTERNAL ZERO AND GAIN ADJUSTMENT

Zero and gain may be trimmed by installing external zero and gain potentiometers. Connect these potentiometers as shown in the Connection Diagram and adjust as described below. TCR of the potentiometers should be $100 ppm/^{\circ}C$ or less. The $3.9 M\Omega$ and $270 k\Omega$ resistors ($\pm 20\%$ carbon or better) should be located close to the D/A converter to prevent noise pickup. If it is not convenient to use these high-value resistors, an equivalent "T" network, as shown in Figure 3, may be substituted in place of the $3.9 M\Omega$ resistor. A $0.001 \mu F$ to $0.01 \mu F$ low-leakage film capacitor should be connected from Gain Adjust to Analog Common to prevent noise pickup. Refer to Figure 4 for relationship of Offset and Gain adjustments.




FIGURE 3. Equivalent Resistances.

Zero Adjustment

By loading the code 0000_H , the DAC will force 0V. Offset is adjusted by using the circuit of Figure 5. An alternate method would be to use the \overline{CLR} control to set the DAC to 0V. Zero calibration should be made before gain calibration.

Gain Adjustment

To adjust the gain of the DAC725, set the DAC to $7FFF_H$ for both DACs. Adjust the gain of each DAC to obtain the full scale voltage of +9.99969V as shown in Table II.

DIGITAL	ВІРС			
CODE	16 Bits	15 Bits	14 Bits	UNITS
One LSB 7FFF _H 8000 _H	305 +9.99969 –10	610 +9.99939 –10	1224 +9.99878 –10	μV V V

TABLE II. Digital Input Codes.

INTERFACE LOGIC AND TIMING

The control logic functions are chip select $(\overline{CS}_A \text{ or } \overline{CS}_B)$, write $(\overline{WR}_A \text{ or } \overline{WR}_B)$, latch enable $(\overline{A_0}, \overline{A_1}, \overline{A_2})$, and clear (\overline{CLR}) . These pins provide the control functions for the microprocessor interface. There is a write and a chip select for both DAC_A and for DAC_B channels. This allows the 8-bit data word to be latched from the data bus to the input latch or from the input latch to the DAC latch, of DAC_A , DAC_B , or both.

			WR (A)	CS (A)	DESCRIPTION			
1	1	0	0	0	DAC latch enabled, Channel A			
1	0	1	0	0	Input latch high byte enabled, Channel A			
1	0	0	0	0	High byte flows through to DAC, Channel A			
0	1	1	0	0	Low byte latched from data bus, Channel A			
0	1	0	0	0	Low byte flows through to DAC, Channel A			
0	0	1	1	1	Serial input mode for byte latches			
Х	Х	Х	1	0	No data is latched			
Х	Х	Х	0	1	No data is latched			
"1"	"1" or "0" indicates TTL Logic Level Channel A shown.							

TABLE III. Truth Table of Data Transfers.




FIGURE 4. Relationship of Zero and Gain Adjustments for the DAC725.



The latch enable lines control which latch is being loaded. Line $\overline{A_1}$ in combination with \overline{WR} and \overline{CS} enables the high byte of the DAC channel to be latched through the byte latch. The $\overline{A_0}$ line, in conjunction with the \overline{WR} and \overline{CS} , latches the data for the low byte. When $\overline{A_2}$, \overline{CS} , and \overline{WR} are low at the same time, the data is latched through the D/A latch and the DAC changes output voltage. Each latch may be made transparent by maintaining its enable signal at logic "0".

The serial data mode is activated when both $\overline{A_0}$ and $\overline{A_1}$ are at logic low simultaneously. The data (MSB first) is clocked in to pin 13 with clock pulses on the \overline{WR} pin. The data is then latched through to the DAC as a complete 16-bit word selected by $\overline{A_2}$.

The \overline{CLR} line resets both input latches to all zeros and sets the DAC latch to 0000_H . This is the binary code that gives a null, or zero, at the output of the DAC.

The maximum clock rate of the latches is 10 MHz. The minimum time between the write $(\overline{\text{WR}})$ pulses for successive enables is 20 ns. In the serial input mode, the maximum rate at which data can be clocked into the input shift register is 10 MHz. The timing of the control signals is given in Figure 6.

		OVER TEMP.			
INTERVAL	DESCRIPTION	ns, min	ns, max		
t _{DW}	Data valid to end of WR	80			
t _{CW}	CS valid to end of WR	80			
t _{AW}	$\overline{A_0}$, $\overline{A_1}$, $\overline{A_2}$ valid to end of \overline{WR}	80			
t_{WP}	Write pulse width	80			
t _{DH}	Data hold after end of WR	0			
$\overline{A_0}, \overline{A_1}, \overline{A_2}$ $\overline{D0-D15}, \overline{S}$ \overline{WR}	t _{AW}				

FIGURE 6. Logic Timing Diagram.




FIGURE 5. Connections for Gain and Offset Adjust.



INSTALLATION

Because of the extremely high accuracy of the D/A converter, system design problems such as grounding and contact resistance become very important. For a 16-bit converter with a +10V full-scale range, 1LSB is 153 μ V. With a load current of 5mA, series wiring and connector resistance of only 30m Ω will cause the output to be in error by 1LSB. To understand what this means in terms of a system layout, the resistance of typical 1oz copper-clad printed circuit board material is approximately 1/2m Ω per square mil. In the example above, a 10mil-wide conductor 60mil long would cause a 1LSB error in R_2 and R_3 of Figure 7.

In Figure 7, lead and contact resistances are represented as R_2 through R_6 . As long as the load resistance (R_L) remains constant, the resistances of R_2 and R_3 will appear as gain errors when the output is sensed across the load. If the output is sensed at the DAC725 output terminal and the system analog common, R_2 and R_3 appear in series with R_L . R_4 has a current through it that varies by only 1% of the nominal 2mA current for all code combinations. This IR drop causes an offset error, and is calibrated out as an offset error.

The current through the digital common varies directly with the digital code that is loaded into the DAC. The current is not the same for each code. If this IR drop is allowed to modulate the analog common, there may be code-dependent errors in the analog output.

The IR drop across R_6 may cause accuracy problems if the analog commons of several circuits are "daisy chained" along the power supply analog common. All analog sense lines should be referenced to the system analog common.

APPLICATIONS

WAVEFORM GENERATION

The DAC725 has attributes that make it ideal for very low distortion waveform synthesis. Due to special design techniques, the feedthrough energy is much lower than that found in other D/A converters available today. In addition to the low feedthrough glitch energy, the input logic will operate with data rates of 10MHz. This makes the DAC725 ideal for waveform synthesis.

PROGRAMMABLE POWER SUPPLIES

The DAC725 is an excellent choice for programmable power supply applications. The DAC outputs may be programmed to track or oppose each other. If the load is floating, and can be driven differentially, the dynamic range will be 17 bits, because the full-scale range doubles for the same sized LSB. The clear line (CLR) sets both DAC outputs to zero, and would be used at power-up to bring the system up in a safe state. The CLR line could also be used if an over-power state is sensed.

ISOLATION

The DAC725 can accept serial input data, which means that only six optoisolators are needed for two DACs. The data is clocked into the input latch using the \overline{WR} pin. The 16-bit data word is latched into the DAC selected by $\overline{A_2}$. When $\overline{A_0}$ and $\overline{A_1}$ are simultaneously low, the serial mode is enabled.




FIGURE 7. System Wiring Example.





PACKAGE OPTION ADDENDUM

www.ti.com 3-Jul-2009

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins P	ackage Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
DAC725JP	NRND	PDIP	NTD	28	13	TBD	CU SNPB	N / A for Pkg Type
DAC725KP	NRND	PDIP	NTD	28	13	TBD	CU SNPB	N / A for Pkg Type

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Applications Products Amplifiers amplifier.ti.com Audio www.ti.com/audio Data Converters Automotive dataconverter.ti.com www.ti.com/automotive **DLP® Products** Broadband www.dlp.com www.ti.com/broadband DSP Digital Control dsp.ti.com www.ti.com/digitalcontrol Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Interface Military www.ti.com/military interface.ti.com Optical Networking Logic logic.ti.com www.ti.com/opticalnetwork Power Mgmt power.ti.com Security www.ti.com/security Telephony Microcontrollers microcontroller.ti.com www.ti.com/telephony www.ti-rfid.com Video & Imaging www.ti.com/video RF/IF and ZigBee® Solutions www.ti.com/lprf Wireless www.ti.com/wireless

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated