

18-Mb (512K x 36/1M x 18) Pipelined SRAM

Features

- **Supports bus operation up to 250 MHz**
- **Available speed grades are 250, 225, 200,166 and 133MHz**
- **Registered inputs and outputs for pipelined operation**
- **3.3V core power supply**
- **2.5V / 3.3V I/O operation**
- **Fast clock-to-output times**
	- **2.6 ns (for 250-MHz device)**
- **2.8 ns (for 225-MHz device)**
- **3.0 ns (for 200-MHz device)**
- **3.4 ns (for 166-MHz device)**
- **4.2 ns (for 133-MHz device)**
- **Provide high-performance 3-1-1-1 access rate**
- **User-selectable burst counter supporting Intel**® **Pentium interleaved or linear burst sequences**
- **Separate processor and controller address strobes**
- **Synchronous self-timed writes**
- **Asynchronous output enable**
- **Single Cycle Chip Deselect**
- **Offered in JEDEC-standard 100-pin TQFP, 119-ball BGA and 165-Ball fBGA packages**
- **IEEE 1149.1 JTAG-Compatible Boundary Scan**
- **"ZZ" Sleep Mode Option**

Functional Description[\[1](#page-0-0)]

The CY7C1380C/CY7C1382C SRAM integrates 524,288 x 36 and 1,048,576 x 18 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining Chip Enable (CE₁), depth-expansion Chip
Enables (CE, and CE¹³⁾, Burat Cantal inquire (Tenthonic Enables (CE₂ and CE₃^{[\[2](#page-0-1)]}), Burst Control inputs (ADSC, ADSP, and \overline{ADV} , Write Enables ($\overline{BW_X}$, and \overline{BWE}), and Global Write (GW). Asynchronous inputs include the Output Enable (OE) and the ZZ pin.

Addresses and chip enables are registered at rising edge of clock when either Address Strobe Processor (ADSP) or Address Strobe Controller (ADSC) are active. Subsequent burst addresses can be internally generated as controlled by the Advance pin (ADV) .

Address, data inputs, and write controls are registered on-chip to initiate a self-timed Write cycle.This part supports Byte Write operations (see Pin Descriptions and Truth Table for further details). Write cycles can be one to two or four bytes wide as controlled by the byte write control inputs. \overline{GW} when active LOW causes all bytes to be written.

The CY7C1380C/CY7C1382C operates from a +3.3V core power supply while all outputs may operate with either a +2.5 or +3.3V supply. All inputs and outputs are JEDEC-standard JESD8-5-compatible.

Selection Guide

Shaded areas contain advance information.

Please contact your local Cypress sales representative for availability of these parts.

Notes:

1. For best–practices recommendations, please refer to the Cypress application note *System Design Guidelines* on www.cypress.com.

2. CE_3 , CE_2 are for TQFP and 165 fBGA package only. 119 BGA is offered only in 1 Chip Enable.

Cypress Semiconductor Corporation • 3901 North First Street • San Jose, CA 95134 • 408-943-2600

CY7C1380C CY7C1382C

100-pin TQFP Pinout

Pin Configurations (continued)

119-ball BGA (1 Chip Enable with JTAG)

CY7C1382C (512K x 18)

CY7C1380C CY7C1382C

Pin Configurations (continued)

165-ball fBGA CY7C1380C (512K x 36)

CY7C1382C (1M x 18)

CY7C1380C–Pin Definitions

CY7C1380C–Pin Definitions (continued)

CY7C1380C–Pin Definitions (continued)

CY7C1382C:Pin Definitions (continued)

CY7C1382C:Pin Definitions (continued)

Functional Overview

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise (t_{CO}) is 3.0ns (200-MHz device).

The CY7C1380C supports secondary cache in systems utilizing either a linear or interleaved burst sequence. The interleaved burst order supports Pentium and i486™ processors. The linear burst sequence is suited for processors that utilize a linear burst sequence. The burst order is user selectable, and is determined by sampling the MODE input. Accesses can be initiated with either the Processor Address Strobe (ADSP) or the Controller Address Strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte Write operations are qualified with the Byte Write Enable (BWE) and Byte Write Select (BW_X) inputs. A Global Write Enable (GW) overrides all Byte Write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed Write circuitry.

Three synchronous Chip Selects (CE_1, CE_2, CE_3) and an asynchronous Output Enable (OE) provide for easy bank selection and output tri-state control. ADSP is ignored if $CE₁$ is HIGH.

Single Read Accesses

This access is initiated when the following conditions are satisfied at clock rise: (1) ADSP or ADSC is asserted LOW, (2) CE_1 , CE_2 , CE_3 are all asserted active, $\frac{and}{(3)}$ the Write signals (GW, BWE) are all deserted HIGH. ADSP is ignored if $CE₁$ is HIGH. The address presented to the address inputs (A) is stored into the address advancement logic and the Address Register while being presented to the memory array. The corresponding data is allowed to propagate to the input of the Output Registers. At the rising edge of the next clock the data is allowed to propagate through the output register and onto the data bus within 3.0 ns (200-MHz device) if OE is active LOW. The only exception occurs when the SRAM is emerging from a deselected state to a selected state, its outputs are always tri-stated during the first cycle of the access. After the first cycle of the access, the outputs are controlled by the \overline{OE} signal. Consecutive single Read cycles are supported. Once the SRAM is deselected at clock rise by the chip select and either ADSP or ADSC signals, its output will tri-state immediately.

Single Write Accesses Initiated by ADSP

This access is initiated when both of the following conditions are satisfied at clock rise: (1) ADSP is asserted LOW, and (2) CE₁, CE₂, CE₃ are all asserted active. The address

presented to A is loaded into the address register and the address advancement logic while being delivered to the memory array. The Write signals (GW, BWE, and BW $_{\text{X}}$) and ADV inputs are ignored during this first cycle.

ADSP-triggered Write accesses require two clock cycles to complete. If GW is asserted LOW on the second clock rise, the data presented to the DQs inputs is written into the corresponding address location in the memory array. If GW is HIGH, then the Write operation is controlled by BWE and BW_X signals. The CY7C1380C provides Byte Write capability that is described in the Write Cycle Descriptions table. Asserting the Byte Write Enable input (BWE) with the selected Byte Write (BW_X) input, will selectively write to only the desired bytes. Bytes not selected during a Byte Write operation will remain unaltered. A synchronous self-timed Write mechanism has been provided to simplify the Write operations.

Because the CY7C1380C is a common I/O device, the Output Enable (OE) must be deserted HIGH before presenting data to the DQs inputs. Doing so will tri-state the output drivers. As a safety precaution, DQs are automatically tri-stated whenever a Write cycle is detected, regardless of the state of OE.

Single Write Accesses Initiated by ADSC

ADSC Write accesses are initiated when the following conditions are satisfied: (1) ADSC is asserted LOW, (2) ADSP is deserted HIGH, (3) $\mathsf{CE}_1, \mathsf{CE}_2, \mathsf{CE}_3$ are all asserted $\underline{\text{active, and}}$ (4) the appropriate combination of the Write inputs (GW, BWE, and BW $_{\text{X}}$) are asserted active to conduct a Write to the desired byte(s). ADSC-triggered Write accesses require a single clock cycle to complete. The address presented to A is loaded into the address register and the address advancement logic while being delivered to the memory array. The ADV input is ignored during this cycle. If a global Write is conducted, the data presented to the DQs is written into the corresponding address location in the memory core. If a Byte Write is conducted, only the selected bytes are written. Bytes not selected during a Byte Write operation will remain unaltered. A synchronous self-timed Write mechanism has been provided to simplify the Write operations.

Because the CY7C1380C is a common I/O device, the Output Enable (OE) must be deserted HIGH before presenting data to the DQs inputs. Doing so will tri-state the output drivers. As a safety precaution, DQs are automatically tri-stated whenever a Write cycle is detected, regardless of the state of OE.

Burst Sequences

The CY7C1380C provides a two-bit wraparound counter, fed by A1: A0, that implements either an interleaved or linear burst sequence. The interleaved burst sequence is designed specifically to support Intel Pentium applications. The linear burst sequence is designed to support processors that follow a linear burst sequence. The burst sequence is user selectable through the MODE input.

Asserting ADV LOW at clock rise will automatically increment the burst counter to the next address in the burst sequence. Both Read and Write burst operations are supported.

Interleaved Burst Address Table $(MODE = Floating or V_{DD})$

Linear Burst Address Table (MODE = GND)

Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode. CE_1 , CE_2 , CE_3 , ADSP, and ADSC must remain inactive for the duration of t_{ZZREC} after the ZZ input returns LOW

ZZ Mode Electrical Characteristics

.

Truth Table[[3,](#page-13-0) [4,](#page-13-5) [5,](#page-13-1) [6,](#page-13-2) [7,](#page-13-3) [8\]](#page-13-4)

Truth Table[3, 4, 5, 6, 7, 8]

Notes:
 3. <u>X = "Do</u>n't Care." H = Logic HIGH, L = Logic LOW.

<u>4.</u> WRITE = L when any one or more Byte Write enable signals and BWE = L or GW= L. WRITE = H when all Byte write enable signals , BWE, GW = H.
5. The DQ pins ar<u>e c</u>ontrolled by the current cycle and the OE signal. OE is

7. The SRAM always initiates a read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BW_X. Writes may occur only on subsequent <u>clo</u>cks
after the Top or with the assertion of ADSC. As a result, OE must

8. OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are Tri-State when OE is inactive or when the device is deselected, and all data

Truth Table for Read/Write[[5\]](#page-13-1)

Truth Table for Read/Write[[5\]](#page-13-1)

IEEE 1149.1 Serial Boundary Scan (JTAG)

The CY7C1380C incorporates a serial boundary scan test access port (TAP). This port operates in accordance with IEEE Standard 1149.1-1990 but does not have the set of functions required for full 1149.1 compliance. These functions from the IEEE specification are excluded because their inclusion places an added delay in the critical speed path of the SRAM. Note that the TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1 fully compliant TAPs. The TAP operates using JEDEC-standard 3.3V or 2.5V I/O logic levels.

The CY7C1380C contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW(Vss) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to VDD through a pull-up resistor. TDO should be left unconnected. Upon power-up, the device will come up in a reset state which will not interfere with the operation of the device.

TAP Controller State Diagram

The 0/1 next to each state represents the value of TMS at the rising edge of TCK.

Test Access Port (TAP)

Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

Test MODE SELECT (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.

CY7C1380C

CY7C1382C

Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see Figure . TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register. (See Tap Controller Block Diagram.)

Test Data-Out (TDO)

The TDO output ball is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine. The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register. (See Tap Controller State Diagram.)

TAP Controller Block Diagram

Performing a TAP Reset

A RESET is performed by forcing TMS HIGH (VDD) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power-up, the TAP is reset internally to ensure that TDO comes up in a High-Z state.

TAP Registers

Registers are connected between the TDI and TDO balls and allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

Instruction Register Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the

TDI and TDO balls as shown in the Tap Controller Block Diagram. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board-level serial test data path.

Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW (VSS) when the BYPASS instruction is executed.

Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM. The SRAM has a 75-bit-long register.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the I/O ring.

The Boundary Scan Order tables show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the Identification Register Definitions table.

TAP Instruction Set

Overview

Eight different instructions are possible with the three bit instruction register. All combinations are listed in the Instruction Codes table. Three of these instructions are listed as RESERVED and should not be used. The other five instructions are described in detail below.

The TAP controller used in this SRAM is not fully compliant to the 1149.1 convention because some of the mandatory 1149.1 instructions are not fully implemented.

The TAP controller cannot be used to load address data or control signals into the SRAM and cannot preload the I/O buffers. The SRAM does not implement the 1149.1 commands EXTEST or INTEST or the PRELOAD portion of SAMPLE/PRELOAD; rather, it performs a capture of the I/O ring when these instructions are executed.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls.

To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.

EXTEST

EXTEST is a mandatory 1149.1 instruction which is to be executed whenever the instruction register is loaded with all 0s. EXTEST is not implemented in this SRAM TAP controller, and therefore this device is not compliant to 1149.1. The TAP controller does recognize an all-0 instruction.

When an EXTEST instruction is loaded into the instruction register, the SRAM responds as if a SAMPLE/PRELOAD instruction has been loaded. There is one difference between the two instructions. Unlike the SAMPLE/PRELOAD instruction, EXTEST places the SRAM outputs in a High-Z state.

IDCODE

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register upon power-up or whenever the TAP controller is given a test logic reset state.

SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO balls when the TAP controller is in a Shift-DR state. It also places all SRAM outputs into a High-Z state.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. The PRELOAD portion of this instruction is not implemented, so the device TAP controller is not fully 1149.1 compliant.

When the SAMPLE/PRELOAD instruction is loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and bidirectional balls is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 10 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output will undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This will not harm the device, but there is no guarantee as to the value that will be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register will capture the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold time $({}^{\mathsf{t}}\mathsf{CS}$ plus ${}^{\mathsf{t}}\mathsf{CH})$.

The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CLK captured in the boundary scan register.

Once the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO balls.

Note that since the PRELOAD part of the command is not implemented, putting the TAP to the Update-DR state while performing a SAMPLE/PRELOAD instruction will have the same effect as the Pause-DR command.

BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass

register is placed between the TDI and TDO balls. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.

TAP AC Switching Characteristics Over the operating Range[[9](#page-16-0), [10](#page-16-1)]

Notes:

9. ^tCS and ^tCH refer to the setup and hold time requirements of latching data from the boundary scan register.

10. Test conditions are specified using the load in TAP AC test Conditions. $t_R/t_F = 1$ ns.

3.3V TAP AC Test Conditions

3.3V TAP AC Output Load Equivalent

2.5V TAP AC Test Conditions

2.5V TAP AC Output Load Equivalent

TAP DC Electrical Characteristics And Operating Conditions

 $(0^{\circ}$ C < TA < +70°C; Vdd = 3.3V ±0.165V unless otherwise noted)^{[[11](#page-17-0)]}

Note:

11. All voltages referenced to VSS (GND).

Identification Register Definitions

Scan Register Sizes

Identification Codes

119-Ball BGA Boundary Scan Order

119-Ball BGA Boundary Scan Order

165-Ball fBGA Boundary Scan Order

165-Ball fBGA Boundary Scan Order

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Operating Range

Electrical Characteristics Over the Operating Range^{[[12,](#page-24-0) [13\]](#page-24-1)}

Electrical Characteristics Over the Operating Range^{[12, 13] (continued)}

Shaded areas contain advance information.

Notes:

12. Overshoot: V_{IH}(AC) < V_{DD} +1.5V (Pulse width less than t_{CYC}/2), undershoot: V_{IL}(AC) > -2V (Pulse width less than t_{CYC}/2).
13. TPower-up: Assumes a linear ramp from 0v to V_{DD}(min.) within 200ms. During this

Thermal Resistance[\[14](#page-24-2)]

Capacitance[\[14](#page-24-2)]

Notes:

14. Tested initially and after any design or process change that may affect these parameters

AC Test Loads and Waveforms

3.3V I/O Test Load

Switching Characteristics Over the Operating Range^{[\[19,](#page-26-0) [20\]](#page-26-1)}

Shaded areas contain advance information.

Notes:

15. This part has a voltage regulator internally; t_{POWER} is the time that the power needs to be supplied above V_{DD}(minimum) initially before a read or write operation can be initiated.

16. t_{CHZ} , t_{CLZ} , t_{OELZ} , and t_{OEHZ} are specified with AC test conditions shown in part (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.
17. At any given voltage and

18. This parameter is sampled and not 100% tested.
19. Timing reference level is 1.5V when V_{DDQ} = 3.3V and is 1.25V when V_{DDQ} = 2.5V.
20. Test conditions shown in (a) of AC Test Loads unless otherwise noted.

Switching Waveforms

Notes:

21. On this diagram, when CE is LOW: CE₁ i<u>s L</u>OW, CE₂ is H<u>IGH</u> and CE<u>3 is L</u>OW. Whe<u>n C</u>E is HIGH: CE₁ is HIGH or CE₂ is LOW or CE₃ is HIGH. 22. Full width write can be initiated by either GW LOW; or by GW HIGH, BWE LOW and BW_X LOW.

Switching Waveforms (continued)

Write Cycle Timing[[21,](#page-27-0) [22\]](#page-27-1)

Read/Write Cycle Timing[\[21](#page-27-0), [23](#page-29-0), [24](#page-29-1)] **Switching Waveforms** (continued)

Note: 23. <u>The</u> data bus (Q) remains in high-Z following a WRITE cycle, unless a new read access is initiated by ADSP or ADSC
24. GW is HIGH.

Switching Waveforms (continued)

ZZ Mode Timing [\[25](#page-30-0), [26](#page-30-1)]

Notes: 25. Device must be deselected when entering ZZ mode. See Cycle Descriptions table for all possible signal conditions to deselect the device. 26. DQs are in high-Z when exiting ZZ sleep mode

Ordering Information

Shaded areas contain advance information.

Please contact your local sales representative for availability of these parts.

Package Diagrams

100-Pin Thin Plastic Quad Flatpack (14 x 20 x 1.4 mm) A101

51-85050-*A

Document #: 38-05237 Rev. *D Page 33 of 36

© Cypress Semiconductor Corporation, 2004. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use
of any circuitry other than circuitry

119-Lead PBGA (14 x 22 x 2.4 mm) BG119

165-Ball FBGA (13 x 15 x 1.2 mm) BB165A

i486 is a trademark, and Intel and Pentium are registered trademarks of Intel Corporation. PowerPC is a trademark of IBM Corporation. All product and company names mentioned in this document are the trademarks of their respective holders.

Document History Page

