

16-BIT 500-MSPS 2×-8× INTERPOLATING DUAL-CHANNEL DIGITAL-TO-ANALOG CONVERTER (DAC)

FEATURES

- Controlled Baseline
 - One Assembly
 - One Test Site
 - One Fabrication Site
- Extended Temperature Performance of -55°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree (1)
- 500 MSPS
- Selectable 2×–8× Interpolation
- On-Chip PLL/VCO Clock Multiplier
- Full IQ Compensation Including Offset, Gain, and Phase
- Flexible Input Options
 - FIFO With Latch on External or Internal Clock
 - Even/Odd Multiplexed Input
 - Single-Port Demultiplexed Input
- Complex Mixer With 32-Bit Numerically Controlled Oscillator (NCO)
- Fixed-Frequency Mixer With Fs/4 and Fs/2
- 1.8-V or 3.3-V I/O Voltage
- On-Chip 1.2-V Reference
- Differential Scalable Output: 2 mA to 20 mA
- Pin Compatible to DAC5686
- High Performance
 - 81-dBc Adjacent Channel Leakage Ratio (ACLR) WCDMA TM1 at 30.72 MHz
 - 72-dBc ACLR WCDMA TM1 at 153.6 MHz
- Package: 100-Pin HTQFP
- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

APPLICATIONS

- Cellular Base Transceiver Station Transmit Channel
 - CDMA: W-CDMA, CDMA2000, TD-SCDMATDMA: GSM, IS-136, EDGE/UWC-136
 - OFDM: 802.16
- Cable Modem Termination System

DESCRIPTION

The DAC5687 is a dual-channel 16-bit high-speed digital-to-analog converter (DAC) with integrated 2×, 4×, and 8× interpolation filters, a complex numerically controlled oscillator (NCO), on-board clock multiplier, IQ compensation, and on-chip voltage reference. The DAC5687 is pin compatible to the DAC5686, requiring only changes in register settings for most applications, and offers additional features and superior linearity, noise, crosstalk, and phase-locked loop (PLL) noise performance.

The DAC5687 has six signal processing blocks: two interpolate by two digital filters, a fine-frequency mixer with 32-bit NCO, a quadrature modulation compensation block, another interpolate by two digital filter, and a coarse-frequency mixer with Fs/2 or Fs/4. The different modes of operation enable or bypass the signal processing blocks.

The coarse and fine mixers can be combined to span a wider range of frequencies with fine resolution. The DAC5687 allows both complex or real output. Combining the frequency upconversion and complex output produces a Hilbert Transform pair that is output from the two DACs. An external RF quadrature modulator then performs the final single sideband upconversion.

The IQ compensation feature allows optimization of phase, gain, and offset to maximize sideband rejection and minimize LO feedthrough for an analog quadrature modulator.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.



DESCRIPTION (CONTINUED)

The DAC5687 includes several input options: single-port interleaved data, even and odd multiplexing at half rate, and an input FIFO with either external or internal clock to ease the input timing ambiguity when the DAC5687 is clocked at the DAC output sample rate.

ORDERING INFORMATION


T _A	PACKAGE DEVICE
−55°C to 125°C	100-pin HTQFP ⁽¹⁾ (P&P) PowerPAD™ plastic quad flat pack
-55°C to 125°C	DAC5687MPZPEP

(1) Thermal pad size: $6 \text{ mm} \times 6 \text{ mm}$



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

FUNCTIONAL BLOCK DIAGRAM





PINOUT DB15 (MSB or LSB) TESTMODE RESETB QFLAG SLEEP **PHSTR** DGND DGND IOVDD IOGND DGND DGND DVDD **DB14** DB13 **DB12 DB10** DVDD DB11 DB9 DB8 DB7 DB6 DB5 9 75 18 66 86 97 95 92 91 90 83 88 87 82 84 83 82 2 8 29 1 DB4 AGND AVDD [74 DB3 AVDD 73 DB2 AGND [72 DB1 DB0 (LSB or MSB) IOUTB1 71 IOUTB2 70 **PLLLOCK DGND** AGND [69 AVDD DVDD 68 AGND 67 **PLLVDD** LPF AVDD 10 66 **PLLGND** EXTIO _ 11 65 AGND CLKGND 12 Top View 100-Pin HTQFP 64 BIASJ 13 63 CLK2C CLK2 AVDD 14 62 EXTLO [CLKVDD 15 61 AVDD CLK1C 16 60 AGND 17 59 CLK1 CLKGND AVDD 18 58 **DGND** AGND 19 57 IOUTA2 20 56 DVDD IOUTA1 21 55 DA0 (LSB or MSB) AGND _ 22 DA1 54 AVDD 23 53 DA2 AVDD DA3 24 52 25₉ 51 05 AGND DA4 27 33 DA12 DA11 DA10 DGND SDENB SCLK SDIO SDO DVDD **TXENABLE** DA14 DA13 DVDD DGND DA9 DA8 DVDD DGND OVDD OGND DA15 (MSB or LSB)



TERMINAL FUNCTIONS

NAME NO. AGND 1, 4, 7, 9, 12, 17, 19, 12, 17, 19, 12, 17, 19, 12, 18, 19, 14, 16, 18, 23, 24 AVDD 2, 3, 8, 10, 14, 16, 18, 23, 24 BIASJ 13 OFull-scale output current bias CLK1 59 CIOck 1, In PLL lock mode and dual clock modes, provides data input rate clock. In external clock modes, provides data input rate clock. In external clock modes, provides data input rate clock. In external clock modes, provides data input rate clock. In external clock under the control of mode, provides optional input data rate clock to FIFO latch. When the FIFO is disabled, CLK1 is not used and can be left unconnected. CLK1C 60 1 Complementary input of CLK2 CLK2 62 1 Clock 2. External and dual clock-mode clock. In PLL mode, CLK2 is unused and can be left unconnected. CLK2C 63 1 Complementary of CLK2. In PLL mode, CLK2C is unused and can be left unconnected. CLK2C 63 1 Complementary of CLK2. In PLL mode, CLK2C is unused and can be left unconnected. CLK3C CLK3C 63 1 Complementary of CLK2. In PLL mode, CLK2C is unused and can be left unconnected. CLK4DD 61 1 Internal clock buffer CLK7DD 61 1 Internal clock buffer supply voltage DA[15.0] 34–36, 39–43 48–55 DB[015] 71–76, 83–87 1 Order can be reversed by register change. DB[016] 71–76, 83–87 1 B-channel data bits 15–0. DB15 is most significant bit (MSB). DB0 is least significant bit (LSB). Order can be reversed by register change. DGND 69, 81, 88, 93, 93 98, 93 98 1 Digital ground return DGND 60, 81, 88, 89, 94 1 Digital supply voltage Lextic Louts 15 10 10 11 10 10 10 11 10 10 11 10 10 11 10 10	TERMINAL			
AGND 1, 4, 7, 9, 12, 12, 12, 17, 19, 22, 28, 10, 14, 11, 17, 19, 22, 28, 10, 14, 11, 19, 22, 28, 10, 14, 11, 19, 22, 28, 10, 14, 11, 19, 22, 28, 10, 14, 11, 19, 22, 28, 10, 14, 11, 19, 22, 28, 10, 14, 11, 19, 22, 29, 13, 10, 14, 11, 19, 12, 29, 29, 29, 21, 20, 29, 29, 29, 29, 29, 29, 29, 29, 29, 29			I/O	DESCRIPTION
AVDD 2, 3, 8, 10, 14, 16, 18, 23, 24 I Analog supply voltage BIASJ 13 O Full-scale output current bias CLK1 59 I Clock 1. In PLL clock mode and dual clock modes, provides data input rate clock. In external cloc mode, provides optional input data rate clock to FIFO latch. When the FIFO is disabled, CLK1 is not used and can be left unconnected. CLK2 62 I Complementary input of CLK1 CLK2 63 I Complementary input of CLK1 CLK2 63 I Complementary of CLK2. In PLL mode, CLK2 is unused and can be left unconnected. CLKNDD 58, 64 I Ground return for internal clock buffer CLKYDD 61 I Internal clock buffer supply voltage CLKYDD 61 I Internal clock buffer supply voltage Ac-hannel data bits 15-0. DA15 is most significant bit (MSB). DA0 is least significant bit (LSB). DB[0.15] 71-78, 33-97, 10-79. 39-92 I Order can be reversed by register change. DGND 65, 81, 88, 93, 10-79. 39-93. 10-93. 1		1, 4, 7, 9, 12,	I	Analog ground return
CLKR S9	AVDD	2, 3, 8, 10, 14,	I	Analog supply voltage
CLK1	RIAS.I		0	Full-scale output current hias
CLK2C 63 I Clock 2. External and dual clock-mode clock. In PLL mode, CLK2 is unused and can be left unconnected. CLKGND 58, 64 I Complementary of CLK2. In PLL mode, CLK2C is unused and can be left unconnected. CLKQND 61 I Internal clock buffer supply voltage DA(15.0) 34-36, 39-43. I A-channel data bits 15-0. DA15 is most significant bit (MSB). DA0 is least significant bit (LSB). Order can be reversed by register change. DB(0.15) 71-78, 83-877, 99-92 I Order can be reversed by register change. DB(0.15) 71-78, 83-887, 99-93 I Digital supply voltage 27, 38, 45, 57, 69, 81, 88, 93, 99. 99 I Digital ground return DGND 69, 81, 88, 93, 99. 99. 99 I Digital supply voltage EXTIO 11 I/O AVDD). Losd as internal reference input when internal reference is disabled (i.e., EXTLO connected to reference selected when lied to AVDD. Output only when ATEST is not zero (register Ox18 bits 7 to 3). IOUTA1 21 O A-channel DAC current output. Full scale when all input bits are set 1. IOUTA2 20 O A-channel DAC current output. Full scale when all input bits are set 1. IOUTB1 5 O B-channel DAC current output. Full scale when all input bits are set 1. IOUTB2 6 O B-channel DAC current output. Full scale when all input bits are set 1. IOUTB2 6 O B-channel DAC current output. Full scale when all input bits are set 1. IOUTD3 66, 80 I Digital I/O ground return IOVDD 66, 80 I Digital I/O ground return IOVDD 66 I PLL loop filter connection PHSTR 94 I Synchronization input signal that can be used to initialize the NCO, course mixer, internal clock when filter occur. PLLCOK 70 PLL mode, provides PLL lock status bit or internal clock internal erlock when filt input hits are 0. IPLL mode, provides PLL lock status bit or internal clock internal erlock when filt input hits are 4. I PLL supply voltage. When PLLVDD is 0 V, the PLL is disabled. I PLL supply voltage. When PLLVDD is 0 V, the PLL is disabled. I PLL supply voltage. When PLLVDD is 0 V, the PLL is disabled. I PLL supply voltage. When PLLVDD is 0 V, the PLL is disabled. I				Clock 1. In PLL clock mode and dual clock modes, provides data input rate clock. In external clock mode, provides optional input data rate clock to FIFO latch. When the FIFO is disabled, CLK1 is
CLK2C CLK2C CLKGND S8, 64 I Complementary of CLK2. In PLL mode, CLK2C is unused and can be left unconnected. CLKGND S8, 64 I Ground return for internal clock buffer CLKVDD 61 I Internal clock buffer supply voltage A-channel data bits 15-0. DA15 is most significant bit (MSB). DA0 is least significant bit (LSB). DR[0.15] 71-78, 83-87, 90-92 I B-channel data bits 15-0. DB15 is most significant bit (MSB). DB0 is least significant bit (LSB). Order can be reversed by register change. Portion of the state of th	CLK1C	60	I	Complementary input of CLK1
CLKGND 58, 64 I Ground return for internal clock buffer CLKVDD 61 I Internal clock buffer supply voltage DA(15.0] 34-36, 33-43, 1 A8-55 DB(0.15) 71-78, 83-87, 90-92 DGND 69, 81, 88, 93, 98, 98, 100 EXTIO 11 IDigital ground return DIGITAL 20 O A-channel DAC current output. Full scale when all input bits are 0. Incompleted to AVDD. Output only when ATEST is not Zero (register Ox18 bits 7 to DBUTE 6 O B-channel DAC current output. Full scale when all input bits are 0. Digital I/O SUPPLE 6 O B-channel DAC current output. Full scale when all input bits are 0. Digital I/O Supply voltage EXTIO 15 O B-channel DAC current output. Full scale when all input bits are 0. Digital I/O Supply voltage EXTLO 20 B-channel DAC current output. Full scale when all input bits are 0. Digital I/O Supply voltage EXTLO 21 Digital I/O GB-channel DAC current output. Full scale when all input bits are 0. Digital I/O Supply voltage EXTLO 35 GB-channel DAC current output. Full scale when all input bits are 0. Digital I/O Supply voltage EXTLO 46 B-channel DAC current output. Full scale when all input bits are 0. Digital I/O Supply voltage EXTLO 50 B-channel DAC current output. Full scale when all input bits are 0. Digital I/O Supply voltage EXTLO 6 B-channel DAC current output. Full scale when all input bits are 0. Digital I/O Supply voltage EXTLO 79 I Digital I/O Supply voltage LPF 66 I PLL loop filter connection PHSTR 94 I Signal I/O Supply voltage LPF 66 I PLL loop filter connection PHSTR 94 I Signal I/O Supply voltage PLL lock status bit or internal clock signal. PLL is locked to input clock when high. In external clock mode, provides input rate clock. QFLAG 98 I Resets the chip when low. Internal pullup. SCLK 29 I Serial interface data interface mode, input only in 4-pin interface mode. Three-pin mode is the default after chip reset.	CLK2	62	I	·
CLKVDD 61 I Internal clock buffer supply voltage A-channel data bits 15–0. DA15 is most significant bit (MSB). DA0 is least significant bit (LSB). Order can be reversed by register change. DB[015] 71–78, 83–87, 90–92	CLK2C	63	I	Complementary of CLK2. In PLL mode, CLK2C is unused and can be left unconnected.
DA(15.0) 34-36, 39-43, 48-55 DB(0.15) 71-78, 83-87, 190-92 DGND 75, 81, 88, 93, 99 27, 38, 45, 57, 199-92 Digital ground return DVDD 26, 82, 82, 89, 100 EXTIO 11 I/O 26, 81, 88, 93, 99 EXTIO 11 I/O 26, 81, 88, 93, 99 EXTIO 11 I/O 26, 81, 88, 93, 100 EXTIO 11 I/O 27, 81, 81, 91, 91, 91, 91, 91, 91, 91, 91, 91, 9	CLKGND	58, 64	ı	Ground return for internal clock buffer
DA[15.U] 48-55 I Order can be reversed by register change. 71-78, 83-87, 90-92 I B-channel data bits 15-0. DB15 is most significant bit (MSB). DB0 is least significant bit (LSB). Order can be reversed by register change. 27, 38, 45, 57, 69, 81, 88, 93, 99 26, 32, 37, 44, 91 DVDD 26, 82, 89, 1 Digital ground return 99 26, 32, 37, 44, 91 DVDD 11 II IVO AVDD). Used as internal reference input when internal reference is disabled (i.e., EXTLO connected to AVDD). Used as internal reference output when EXTLO = AGND, requires a 0.1-µF decoupling capacitor to AGND when used as reference output when ATEST is not zero (register 0x1B bits 7 to 3). IDUTA1 21 O A-channel DAC current output. Full scale when all input bits are set 1. IOUTA2 20 O A-channel DAC complementary current output. Full scale when all input bits are 0. IOUTB1 5 O B-channel DAC complementary current output. Full scale when all input bits are 0. IOUTB2 6 O B-channel DAC complementary current output. Full scale when all input bits are 0. IOUTD3 46, 80 I Digital I/O ground return IOVDD 46, 80 I Digital I/O ground return IOVDD 46, 80 I Digital I/O supply voltage LPF 66 I PLL loop filter connection PHSTR 94 I Ground return for internal PLL PLLODD 67 I PLL supply voltage. When PLLVDD is 0 V, the PLL is disabled. In PLL supply voltage. When PLLVDD is 0 V, the PLL is disabled. In PLL supply voltage. When PLLVDD is 0 V, the PLL is disabled. In PLL supply voltage. When PLLVDD is 0 V, the PLL is disabled. In PLL supply voltage. When PLLVDD is 0 V, the PLL is disabled. In PLL supply voltage. When PLLVDD is 0 V, the PLL is disabled. In PLL supply voltage when All pullup. SCLK 29 I Serial interface data, unidirectional data output, if SDIO is an input spot is 3-stated when the order. Serial interface data, unidirectional data output, if SDIO is an input. SDO is 3-stated when the	CLKVDD	61	ı	Internal clock buffer supply voltage
DGND 90-92 Order can be reversed by register change. 27, 38, 45, 57, 98, 45, 57, 99 26, 32, 37, 44, 56, 68, 82, 89, 100 EXTIO 11 I/O Just as external reference input when internal reference is disabled (i.e., EXTLO connected to AVDD). Used as internal reference output when EXTLO = AGND, requires a 0.1-µF decoupling capacitor to AGND when used as reference output. EXTLO 15 I/O reference selected when tied to AVDD. Output only when ATEST is not zero (register 0x1B bits 7 to 3). IOUTA1 21 O A-channel DAC current output. Full scale when all input bits are set 1. IOUTA2 20 O A-channel DAC current output. Full scale when all input bits are set 1. IOUTB1 5 O B-channel DAC current output. Full scale when all input bits are set 1. IOUTB2 6 O B-channel DAC complementary current output. Full scale when all input bits are 0. IOUTB1 6 O B-channel DAC complementary current output. Full scale when all input bits are 0. IOUTD2 6 O B-channel DAC complementary current output. Full scale when all input bits are 0. IOUND 46, 80 I Digital I/O supply voltage LPF 66 I PLL loop filter connection PHSTR 94 I Synchronization input signal that can be used to initialize the NCO, course mixer, internal clock divider, and/or FIFO circuits PLUDD 67 I PLL supply voltage. When PLLVDD is 0 V, the PLL is disabled. PLLLOCK 70 O In PLL mode, provides PLL lock status bit or internal clock signal. PLL is locked to input clock when high. In external clock wode, provides input rate clock signal. PLL is locked to input clock when high. In external clock wode, provides input rate clock signal. PLL is locked to input clock when high. In external clock wode, provides B sample. Must be repeated every B sample. RESETB 95 I Resets the chip when low. Internal pullup. SPON 30 I/O Bidirectional serial data in three-pin interface mode, input only in 4-pin interface mode. Three-pin mode is the default after chip reset. SPON 31 IO Serial interface data, unidirectional data output, if SDIO is a nipput. SDO is 3-stated when the	DA[150]		I	A-channel data bits 15–0. DA15 is most significant bit (MSB). DA0 is least significant bit (LSB).
DGND 69, 81, 88, 93, 99 26, 32, 37, 44, DVDD 56, 68, 82, 89, 10 EXTIO 11 I/O AVDD). Used as external reference input when internal reference is disabled (i.e., EXTLO connected to AVDD). Used as internal reference output when EXTLO = AGND, requires a 0.1-µF decoupling capacitor to AGND when used as reference output when EXTLO = AGND, requires a 0.1-µF decoupling capacitor to AGND when used as reference output. EXTLO 15 I/O Reference selected when tied to AVDD. Output only when ATEST is not zero (register 0x18 bits 7 to 3). IOUTA1 21 O A-channel DAC current output. Full scale when all input bits are set 1. IOUTA2 20 O A-channel DAC current output. Full scale when all input bits are 0. IOUTB1 5 O B-channel DAC complementary current output. Full scale when all input bits are 0. IOUTB2 6 O B-channel DAC complementary current output. Full scale when all input bits are 0. IOUTDD 46, 80 I Digital I/O ground return IOVDD 46, 80 I Digital I/O supply voltage LPF 66 I PLL loop filter connection PHSTR 94 I Synchronization input signal that can be used to initialize the NCO, course mixer, internal clock divider, and/or FIFO circuits PLLODD 67 I PLL supply voltage. When PLLVDD is 0 V, the PLL is disabled. PLLVDD 67 I PLL supply voltage. When PLLVDD is 0 V, the PLL is disabled. PLLLOCK 70 O In PLL mode, provides PLL lock status bit or internal clock signal. PLL is locked to input clock when high. In external clock mode, provides input rate clock. GFLAG 98 I When gflag register is 1, the QFLAG pin is used by the user during interleaved data input mode to identify the B sample. High QFLAG pin is used by the user during interleaved data input mode to identify the B sample. High QFLAG pin is used by the user during interleaved data input mode to identify the B sample. High QFLAG pin interface mode, input only in 4-pin interface mode. Three-pin mode is the default after chip reset. SDIO 30 I/O Serial interface clock SDENB 28 I Active-low serial data enable (always an input to the DAC5687) Serial interface data, un	DB[015]		I	
DVDD 56, 68, 82, 89, 100 EXTIO 11 I/O Used as external reference input when internal reference is disabled (i.e., EXTLO connected to AVDD). Used as internal reference output when EXTLO = AGND, requires a 0.1-µF decoupling capacitor to AGND when used as reference output. EXTLO 15 I/O Internal/external reference select. Internal reference selected when tied to AGND, external reference selected when tied to AVDD. Output only when ATEST is not zero (register 0x1B bits 7 to 3). IOUTA1 21 O A-channel DAC current output. Full scale when all input bits are set 1. IOUTA2 20 O A-channel DAC complementary current output. Full scale when all input bits are 0. IOUTB1 5 O B-channel DAC complementary current output. Full scale when all input bits are 0. IOUTB2 6 O B-channel DAC complementary current output. Full scale when all input bits are 0. IOUTB2 6 O B-channel DAC complementary current output. Full scale when all input bits are 0. IOUTB2 6 I Digital I/O ground return IOVDD 46, 80 I Digital I/O ground return IOVDD 46, 80 I Digital I/O supply voltage LPF 66 I PLL loop filter connection PHSTR 94 I Synchronization input signal that can be used to initialize the NCO, course mixer, internal clock divider, and/or FIFO circuits PLLGND 65 I Ground return for internal PLL PLLVDD 67 I PLL supply voltage. When PLLVDD is 0 V, the PLL is disabled. PLLLOCK 70 O In PLL mode, provides PLL look status bit or internal clock signal. PLL is locked to input clock when high. In external clock mode, provides input rate clock. QFLAG 98 I When qflag register is 1, the QFLAG in its used by the user during interleaved data input mode to identify the B sample. High QFLAG indicates B sample. Must be repeated every B sample. RESETB 95 I Resets the chip when low. Internal pullup. SCLK 29 I Serial interface clock SDENB 28 I Active-low serial data in three-pin interface mode, input only in 4-pin interface mode. Three-pin mode is the default after chip reset.	DGND	69, 81, 88, 93,	I	Digital ground return
EXTIO 11 I/O AVDD). Used as internal reference output when EXTLO = AGND, requires a 0.1-μF decoupling capacitor to AGND when used as reference output. Internal/external reference select. Internal reference selected when tied to AGND, external reference selected when tied to AVDD. Output only when ATEST is not zero (register 0x1B bits 7 to 3). IOUTA1 21 O A-channel DAC current output. Full scale when all input bits are set 1. IOUTA2 20 O A-channel DAC complementary current output. Full scale when all input bits are 0. IOUTB1 5 O B-channel DAC complementary current output. Full scale when all input bits are o. IOUTB2 6 O B-channel DAC complementary current output. Full scale when all input bits are 0. IOUTB2 6 O B-channel DAC complementary current output. Full scale when all input bits are 0. IOUTB2 6 O B-channel DAC complementary current output. Full scale when all input bits are 0. IOUTB2 6 O B-channel DAC complementary current output. Full scale when all input bits are 0. IOUTB2 6 O B-channel DAC complementary current output. Full scale when all input bits are 0. IOUTB2 6 O B-channel DAC complementary current output. Full scale when all input bits are 0. IOUTB2 6 O B-channel DAC complementary current output. Full scale when all input bits are 0. IOUTB2 6 O B-channel DAC complementary current output. Full scale when all input bits are 0. IOUTB2 6 O B-channel DAC complementary current output. Full scale when all input bits are 0. IOUTB2 6 O B-channel DAC complementary current output. Full scale when all input bits are 9. IOUTB2 6 O B-channel DAC current output. Full scale when all input bits are 9. IOUTB2 6 O B-channel DAC current output. Full scale when all input bits are 9. IOUTB2 6 O B-channel DAC current output. Full scale when all input bits are 9. IOUTB2 6 O B-channel DAC current output. Full scale when all input bits are 9. IOUTB2 6 O B-channel DAC current output. Full scale when all input bits are 9. IOUTB2 6 O B-channel DAC current output. Full scale when all input bits are 9. IOUT	DVDD	56, 68, 82, 89,	I	Digital supply voltage
EXTLO 15 I/O reference selected when tied to AVDD. Output only when ATEST is not zero (register 0x1B bits 7 to 3). IOUTA1 21 O A-channel DAC current output. Full scale when all input bits are set 1. IOUTA2 20 O A-channel DAC complementary current output. Full scale when all input bits are 0. IOUTB1 5 O B-channel DAC current output. Full scale when all input bits are set 1. IOUTB2 6 O B-channel DAC complementary current output. Full scale when all input bits are 0. IOGND 47, 79 I Digital I/O ground return IOVDD 46, 80 I Digital I/O supply voltage LPF 66 I PLL loop filter connection PHSTR 94 I Synchronization input signal that can be used to initialize the NCO, course mixer, internal clock divider, and/or FIFO circuits PLLGND 65 I Ground return for internal PLL PLLVDD 67 I PLL supply voltage. When PLLVDD is 0 V, the PLL is disabled. PLLLOCK 70 O In PLL mode, provides PLL lock status bit or internal clock signal. PLL is locked to input clock when high. In external clock mode, provides input rate clock. QFLAG 98 I When qflag register is 1, the QFLAG pin is used by the user during interleaved data input mode to identify the B sample. High QFLAG indicates B sample. Must be repeated every B sample. RESETB 95 I Resets the chip when low. Internal pullup. SCLK 29 I Serial interface clock SDENB 28 I Active-low serial data enable (always an input to the DAC5687) SDIO 30 Serial interface data, unidirectional data output, if SDIO is an input. SDO is 3-stated when the	EXTIO	11	I/O	AVDD). Used as internal reference output when EXTLO = AGND, requires a 0.1-µF decoupling
IOUTA2 20 O A-channel DAC complementary current output. Full scale when all input bits are 0. IOUTB1 5 O B-channel DAC current output. Full scale when all input bits are set 1. IOUTB2 6 O B-channel DAC complementary current output. Full scale when all input bits are 0. IOGND 47, 79 I Digital I/O ground return IOVDD 46, 80 I Digital I/O supply voltage LPF 66 I PLL loop filter connection PHSTR 94 I Synchronization input signal that can be used to initialize the NCO, course mixer, internal clock divider, and/or FIFO circuits PLLGND 65 I Ground return for internal PLL PLLVDD 67 I PLL supply voltage. When PLLVDD is 0 V, the PLL is disabled. PLLLOCK 70 O In PLL mode, provides PLL lock status bit or internal clock signal. PLL is locked to input clock when high. In external clock mode, provides input rate clock. QFLAG 98 I When qflag register is 1, the QFLAG pin is used by the user during interleaved data input mode to identify the B sample. High QFLAG indicates B sample. Must be repeated every B sample. RESETB 95 I Resets the chip when low. Internal pullup. SCLK 29 I Serial interface clock SDENB 28 I Active-low serial data enable (always an input to the DAC5687) SDIO 30 I/O Serial interface data, unidirectional data output, if SDIO is an input. SDO is 3-stated when the	EXTLO	15	I/O	reference selected when tied to AVDD. Output only when ATEST is not zero (register 0x1B bits 7
IOUTB1 5 O B-channel DAC current output. Full scale when all input bits are set 1. IOUTB2 6 O B-channel DAC complementary current output. Full scale when all input bits are 0. IOGND 47, 79 I Digital I/O ground return IOVDD 46, 80 I Digital I/O supply voltage LPF 66 I PLL loop filter connection PHSTR 94 I Synchronization input signal that can be used to initialize the NCO, course mixer, internal clock divider, and/or FIFO circuits PLLGND 65 I Ground return for internal PLL PLLVDD 67 I PLL supply voltage. When PLLVDD is 0 V, the PLL is disabled. PLLLOCK 70 O In PLL mode, provides PLL lock status bit or internal clock signal. PLL is locked to input clock when high. In external clock mode, provides input rate clock. QFLAG 98 I When qflag register is 1, the QFLAG pin is used by the user during interleaved data input mode to identify the B sample. High QFLAG indicates B sample. Must be repeated every B sample. RESETB 95 I Resets the chip when low. Internal pullup. SCLK 29 I Serial interface clock SDENB 28 I Active-low serial data enable (always an input to the DAC5687) SDIO 30 I/O Bidirectional serial data in three-pin interface mode, input only in 4-pin interface mode. Three-pin mode is the default after chip reset.	IOUTA1	21	0	A-channel DAC current output. Full scale when all input bits are set 1.
IOUTB1 5 O B-channel DAC current output. Full scale when all input bits are set 1. IOUTB2 6 O B-channel DAC complementary current output. Full scale when all input bits are 0. IOGND 47, 79 I Digital I/O ground return IOVDD 46, 80 I Digital I/O supply voltage LPF 66 I PLL loop filter connection PHSTR 94 I Synchronization input signal that can be used to initialize the NCO, course mixer, internal clock divider, and/or FIFO circuits PLLGND 65 I Ground return for internal PLL PLLVDD 67 I PLL supply voltage. When PLLVDD is 0 V, the PLL is disabled. PLLLOCK 70 O In PLL mode, provides PLL lock status bit or internal clock signal. PLL is locked to input clock when high. In external clock mode, provides input rate clock. QFLAG 98 I When qflag register is 1, the QFLAG pin is used by the user during interleaved data input mode to identify the B sample. High QFLAG indicates B sample. Must be repeated every B sample. RESETB 95 I Resets the chip when low. Internal pullup. SCLK 29 I Serial interface clock SDENB 28 I Active-low serial data enable (always an input to the DAC5687) SDIO 30 I/O Bidirectional serial data in three-pin interface mode, input only in 4-pin interface mode. Three-pin mode is the default after chip reset.	IOUTA2	20	0	A-channel DAC complementary current output. Full scale when all input bits are 0.
IOUTB2 6 O B-channel DAC complementary current output. Full scale when all input bits are 0. IOGND 47, 79 I Digital I/O ground return IOVDD 46, 80 I Digital I/O supply voltage LPF 66 I PLL loop filter connection PHSTR 94 I Synchronization input signal that can be used to initialize the NCO, course mixer, internal clock divider, and/or FIFO circuits PLLGND 65 I Ground return for internal PLL PLLVDD 67 I PLL supply voltage. When PLLVDD is 0 V, the PLL is disabled. PLLLOCK 70 O In PLL mode, provides PLL lock status bit or internal clock signal. PLL is locked to input clock when high. In external clock mode, provides input rate clock. QFLAG 98 I When qflag register is 1, the QFLAG pin is used by the user during interleaved data input mode to identify the B sample. High QFLAG indicates B sample. Must be repeated every B sample. RESETB 95 I Resets the chip when low. Internal pullup. SCLK 29 I Serial interface clock SDENB 28 I Active-low serial data enable (always an input to the DAC5687) SDIO 30 I/O Bidirectional serial data in three-pin interface mode, input only in 4-pin interface mode. Three-pin mode is the default after chip reset.	IOUTB1	5	0	
IOGND 47, 79 I Digital I/O ground return IOVDD 46, 80 I Digital I/O supply voltage LPF 66 I PLL loop filter connection PHSTR 94 I Synchronization input signal that can be used to initialize the NCO, course mixer, internal clock divider, and/or FIFO circuits PLLGND 65 I Ground return for internal PLL PLLVDD 67 I PLL supply voltage. When PLLVDD is 0 V, the PLL is disabled. PLLLOCK 70 O In PLL mode, provides PLL lock status bit or internal clock signal. PLL is locked to input clock when high. In external clock mode, provides input rate clock. QFLAG 98 I When qflag register is 1, the QFLAG pin is used by the user during interleaved data input mode to identify the B sample. High QFLAG indicates B sample. Must be repeated every B sample. RESETB 95 I Resets the chip when low. Internal pullup. SCLK 29 I Serial interface clock SDENB 28 I Active-low serial data enable (always an input to the DAC5687) SDIO 30 I/O Bidirectional serial data in three-pin interface mode, input only in 4-pin interface mode. Three-pin mode is the default after chip reset.	IOUTB2	6	0	B-channel DAC complementary current output. Full scale when all input bits are 0.
IOVDD 46, 80 I Digital I/O supply voltage LPF 66 I PLL loop filter connection PHSTR 94 I Synchronization input signal that can be used to initialize the NCO, course mixer, internal clock divider, and/or FIFO circuits PLLGND 65 I Ground return for internal PLL PLLVDD 67 I PLL supply voltage. When PLLVDD is 0 V, the PLL is disabled. PLLLOCK 70 O In PLL mode, provides PLL lock status bit or internal clock signal. PLL is locked to input clock when high. In external clock mode, provides input rate clock. QFLAG 98 I When qflag register is 1, the QFLAG pin is used by the user during interleaved data input mode to identify the B sample. High QFLAG indicates B sample. Must be repeated every B sample. RESETB 95 I Resets the chip when low. Internal pullup. SCLK 29 I Serial interface clock SDENB 28 I Active-low serial data enable (always an input to the DAC5687) SDIO 30 I/O Bidirectional serial data in three-pin interface mode, input only in 4-pin interface mode. Three-pin mode is the default after chip reset.	IOGND	47, 79	ı	
LPF 66 I PLL loop filter connection PHSTR 94 I Synchronization input signal that can be used to initialize the NCO, course mixer, internal clock divider, and/or FIFO circuits PLLGND 65 I Ground return for internal PLL PLLVDD 67 I PLL supply voltage. When PLLVDD is 0 V, the PLL is disabled. PLLLOCK 70 O In PLL mode, provides PLL lock status bit or internal clock signal. PLL is locked to input clock when high. In external clock mode, provides input rate clock. QFLAG 98 I When qflag register is 1, the QFLAG pin is used by the user during interleaved data input mode to identify the B sample. High QFLAG indicates B sample. Must be repeated every B sample. RESETB 95 I Resets the chip when low. Internal pullup. SCLK 29 I Serial interface clock SDENB 28 I Active-low serial data enable (always an input to the DAC5687) SDIO 30 I/O Bidirectional serial data in three-pin interface mode, input only in 4-pin interface mode. Three-pin mode is the default after chip reset.	IOVDD	46, 80	ı	
PLLGND 65 I Ground return for internal PLL PLLVDD 67 I PLL supply voltage. When PLLVDD is 0 V, the PLL is disabled. PLLLOCK 70 O In PLL mode, provides PLL lock status bit or internal clock signal. PLL is locked to input clock when high. In external clock mode, provides input rate clock. QFLAG 98 I When qflag register is 1, the QFLAG pin is used by the user during interleaved data input mode to identify the B sample. High QFLAG indicates B sample. Must be repeated every B sample. RESETB 95 I Resets the chip when low. Internal pullup. SCLK 29 I Serial interface clock SDENB 28 I Active-low serial data enable (always an input to the DAC5687) SDIO 30 I/O Bidirectional serial data in three-pin interface mode, input only in 4-pin interface mode. Three-pin mode is the default after chip reset. SPO Serial interface data, unidirectional data output, if SDIO is an input. SDO is 3-stated when the	LPF	66	ı	· · · · · · ·
PLLVDD 67 I PLL supply voltage. When PLLVDD is 0 V, the PLL is disabled. PLLLOCK 70 O In PLL mode, provides PLL lock status bit or internal clock signal. PLL is locked to input clock when high. In external clock mode, provides input rate clock. QFLAG 98 I When qflag register is 1, the QFLAG pin is used by the user during interleaved data input mode to identify the B sample. High QFLAG indicates B sample. Must be repeated every B sample. RESETB 95 I Resets the chip when low. Internal pullup. SCLK 29 I Serial interface clock SDENB 28 I Active-low serial data enable (always an input to the DAC5687) SDIO 30 I/O Bidirectional serial data in three-pin interface mode, input only in 4-pin interface mode. Three-pin mode is the default after chip reset. SDO Serial interface data, unidirectional data output, if SDIO is an input. SDO is 3-stated when the	PHSTR	94	I	
PLLLOCK 70 O In PLL mode, provides PLL lock status bit or internal clock signal. PLL is locked to input clock when high. In external clock mode, provides input rate clock. QFLAG 98 I When qflag register is 1, the QFLAG pin is used by the user during interleaved data input mode to identify the B sample. High QFLAG indicates B sample. Must be repeated every B sample. RESETB 95 I Resets the chip when low. Internal pullup. SCLK 29 I Serial interface clock SDENB 28 I Active-low serial data enable (always an input to the DAC5687) SDIO 30 I/O Bidirectional serial data in three-pin interface mode, input only in 4-pin interface mode. Three-pin mode is the default after chip reset. SDO Serial interface data, unidirectional data output, if SDIO is an input. SDO is 3-stated when the	PLLGND	65	I	Ground return for internal PLL
when high. In external clock mode, provides input rate clock. QFLAG 98 I When qflag register is 1, the QFLAG pin is used by the user during interleaved data input mode to identify the B sample. High QFLAG indicates B sample. Must be repeated every B sample. RESETB 95 I Resets the chip when low. Internal pullup. SCLK 29 I Serial interface clock SDENB 28 I Active-low serial data enable (always an input to the DAC5687) SDIO 30 I/O Bidirectional serial data in three-pin interface mode, input only in 4-pin interface mode. Three-pin mode is the default after chip reset. SDO Serial interface data, unidirectional data output, if SDIO is an input. SDO is 3-stated when the	PLLVDD	67	ı	PLL supply voltage. When PLLVDD is 0 V, the PLL is disabled.
RESETB 95 I Resets the chip when low. Internal pullup. SCLK 29 I Serial interface clock SDENB 28 I Active-low serial data enable (always an input to the DAC5687) SDIO 30 I/O Bidirectional serial data in three-pin interface mode, input only in 4-pin interface mode. Three-pin mode is the default after chip reset. SDO 31 O Serial interface data, unidirectional data output, if SDIO is an input. SDO is 3-stated when the			0	In PLL mode, provides PLL lock status bit or internal clock signal. PLL is locked to input clock
SCLK 29 I Serial interface clock SDENB 28 I Active-low serial data enable (always an input to the DAC5687) SDIO 30 I/O Bidirectional serial data in three-pin interface mode, input only in 4-pin interface mode. Three-pin mode is the default after chip reset. SDO 31 O Serial interface data, unidirectional data output, if SDIO is an input. SDO is 3-stated when the	QFLAG	98	I	When qflag register is 1, the QFLAG pin is used by the user during interleaved data input mode to identify the B sample. High QFLAG indicates B sample. Must be repeated every B sample.
SDENB 28 I Active-low serial data enable (always an input to the DAC5687) SDIO 30 I/O Bidirectional serial data in three-pin interface mode, input only in 4-pin interface mode. Three-pin mode is the default after chip reset. SDO 31 O Serial interface data, unidirectional data output, if SDIO is an input. SDO is 3-stated when the	RESETB	95	I	Resets the chip when low. Internal pullup.
SDIO 30 I/O Bidirectional serial data in three-pin interface mode, input only in 4-pin interface mode. Three-pin mode is the default after chip reset. SDO 31 O Serial interface data, unidirectional data output, if SDIO is an input. SDO is 3-stated when the	SCLK	29	I	Serial interface clock
mode is the default after chip reset. SDO 31 O Serial interface data, unidirectional data output, if SDIO is an input. SDO is 3-stated when the	SDENB	28	I	Active-low serial data enable (always an input to the DAC5687)
	SDIO	30	I/O	
	SDO	31	0	



TERMINAL FUNCTIONS (continued)

TERMINAL		1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
SLEEP	96	ı	Asynchronous hardware power-down input. Active high. Internal pulldown.
TXENABLE	33	I	TXENABLE has two purposes. In all modes, TXENABLE must be high for the DATA to the DAC to be enabled. When TXENABLE is low, the digital logic section is forced to all 0, and any input data presented to DA[15:0] and DB[15:0] is ignored. In interleaved data mode, when the qflag register bit is cleared, TXENABLE is used to synchronizes the data to channels A and B. The first data after the rising edge of TXENABLE is treated as A data, while the next data is treated as B data, and so on.
TESTMODE	97	ı	TESTMODE is DGND for the user.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)(1)

		UNIT
	AVDD ⁽²⁾	−0.5 V to 4 V
	DVDD ⁽³⁾	–0.5 V to 2.3 V
Supply voltage range	CLKVDD ⁽²⁾	−0.5 V to 4 V
	IOVDD ⁽²⁾	-0.5 V to 4 V
	PLLVDD ⁽²⁾	-0.5 V to 4 V
Voltage between AGND, DGI	ND, CLKGND, PLLGND, and IOGND	−0.5 V to 0.5 V
	AVDD to DVDD	-0.5 V to 2.6 V
	DA[150] ⁽⁴⁾	-0.5 V to IOVDD + 0.5 V
	DB[150] ⁽⁴⁾	-0.5 V to IOVDD + 0.5 V
	SLEEP ⁽⁴⁾	-0.5 V to IOVDD + 0.5 V
Complement	CLK1/2, CLK1/2C ⁽³⁾	-0.5 V to CLKVDD + 0.5 V
Supply voltage range	RESETB ⁽⁴⁾	-0.5 V to IOVDD + 0.5 V
	LPF ⁽⁴⁾	-0.5 V to PLLVDD + 0.5 V
	IOUT1, IOUT2 ⁽²⁾	-1 V to AVDD + 0.5 V
	EXTIO, BIASJ ⁽²⁾	-0.5 V to AVDD + 0.5 V
	EXTLO ⁽²⁾	-0.5 V to IAVDD + 0.5 V
Peak input current (any input		20 mA
Peak total input current (all in	puts)	30 mA
Operating free-air temperatur	e range (DAC5687M)	−55°C to 125°C
Storage temperature range		−65°C to 150°C
Lead temperature	1,6 mm (1/16 in) from the case for 10 s	260°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Measured with respect to AGND

Measured with respect to DGND Measured with respect to IOGND



THERMAL CHARACTERISTICS(1)

over operating free-air temperature range (unless otherwise noted)

	Thermal Conductivity	100 HTQFP	UNIT
θια	Theta junction-to-ambient (still air)	19.88	°C/W
θ_{JA}	Theta junction-to-ambient (150 lfm)	14.37	°C/W
θ_{JC}	Theta junction-to-case	3.11	°C/W

(1) Air flow or heat sinking reduces θ_{JA} and is highly recommended.




Figure 1. DAC5687MPZPEP Operating Life Derating Chart



ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range, AVDD = 3.3 V, CLKVDD = 3.3 V, PLLVDD = 3.3 V, IOVDD = 3.3 V, DVDD = 1.8 V, IOUT_{FS} = 19.2 mA (unless otherwise noted)

DC 3FEC	IFICATIONS	1				
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
RESOLUT			16			Bits
DC ACCU	JRACY ⁽¹⁾		T .			
INL	Integral nonlinearity	1 LSB = $IOUT_{FS}/2^{16}$, T_{MIN} to T_{MAX}		±4		LSB
DNL	Differential nonlinearity			±5		LSB
ANALOG	OUTPUT		T			
	Coarse gain linearity	Worst case error from ideal linearity		±0.04		LSB
	Fine gain linearity	Worst case error from facar infeatity		±3		LSB
	Offset error	Mid code offset		0.01		%FSR
	Gain error	Without internal reference		1		%FSR
	Gain enoi	With internal reference		0.7		%FSR
	Gain mismatch	With internal reference, dual DAC, and SSB mode	-2		2	%FSR
	Minimum full-scale output current (2)			2		mA
	Maximum full-scale output current (2)			20		mA
	Output compliance range (3)	IOUT _{FS} = 20 mA	AVDD - 0.5 V		AVDD + 0.5 V	V
	Output resistance			300		kΩ
	Output capacitance			5		pF
REFEREN	NCE OUTPUT					
	Reference voltage		1.14	1.2	1.26	V
	Reference output current ⁽⁴⁾			100		nA
REFEREN	NCE INPUT					
V_{EXTIO}	Input voltage range		0.1		1.25	V
	Input resistance			1		$M\Omega$
	Small signal bandwidth			1.4		MHz
	Input capacitance			100		pF
TEMPERA	ATURE COEFFICIENTS					
	Offset drift			±1		ppm of FSR/°C
	Gain drift	Without internal reference		±15		ppm of
	Gain driit	With internal reference		±30		FSR/°C
	Reference voltage drift			±8		ppm of FSR/°C
POWER S	SUPPLY		,		1	
AVDD	Analog supply voltage		3	3.3	3.6	V
DVDD	Digital supply voltage		1.71	1.8	2.15	V
CLKVDD	Clock supply voltage		3	3.3	3.6	V
IOVDD	I/O supply voltage		1.71		3.6	V
PLLVDD	PLL supply voltage		3	3.3	3.6	V

⁽¹⁾ Measured differential across IOUTA1 and IOUTA2 or IOUTB1 and IOUTB2 with 25 Ω each to AVDD.

⁽²⁾ Nominal full-scale current, IOUT_{FS} , equals 32× the IBIAS current.

⁽³⁾ The lower limit of the output compliance is determined by the CMOS process. Exceeding this limit may result in transistor breakdown, resulting in reduced reliability of the DAC5687 device. The upper limit of the output compliance is determined by the load resistors and full-scale output current. Exceeding the upper limit adversely affects distortion performance and integral nonlinearity.

⁽⁴⁾ Use an external buffer amplifier with high impedance input to drive any external load.



ELECTRICAL CHARACTERISTICS (continued)

over recommended operating free-air temperature range, AVDD = 3.3 V, CLKVDD = 3.3 V, PLLVDD = 3.3 V, IOVDD = 3.3 V, DVDD = 1.8 V, IOUT_{FS} = 19.2 mA (unless otherwise noted)

DC SPEC	CIFICATIONS				
	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
	Analag augulu augrant	Mode 5 ⁽⁵⁾	41		mA
I _{AVDD}	Analog supply current	Mode 6 ⁽⁵⁾	80		mA
I _{DVDD}	Digital supply current ⁽⁵⁾	Mode 6 ⁽⁵⁾	587		mA
I _{CLKVDD}	Clock supply current ⁽⁵⁾	Mode 6 ⁽⁵⁾	5		mA
I _{PLLVDD}	PLL supply current ⁽⁵⁾	Mode 6 ⁽⁵⁾	20		mA
I _{IOVDD}	IO supply current ⁽⁵⁾	Mode 6 ⁽⁵⁾	2		mA
I _{AVDD}	Sleep mode AVDD supply current	Sleep mode (Sleep pin high), CLK2 = 500 MHz	1		mA
I _{DVDD}	Sleep mode DVDD supply current	Sleep mode (Sleep pin high), CLK2 = 500 MHz	2		mA
I _{CLKVDD}	Sleep mode CLKVDD supply current	Sleep mode (Sleep pin high), CLK2 = 500 MHz	0.25		mA
I _{PLLVDD}	Sleep mode PLLVDD supply current	Sleep mode (Sleep pin high), CLK2 = 500 MHz	0.6		mA
I _{IOVDD}	Sleep mode IOVDD supply current	Sleep mode (Sleep pin high), CLK2 = 500 MHz	0.6		mA
		Mode 1 ⁽⁶⁾ AVDD = 3.3 V, DVDD = 1.8 V	750		
		Mode 2 ⁽⁶⁾ AVDD = 3.3 V, DVDD = 1.8 V	910		
		Mode 3 ⁽⁶⁾ AVDD = 3.3 V, DVDD = 1.8 V	760		
		Mode 4 ⁽⁶⁾ AVDD = 3.3 V, DVDD = 1.8 V	1250		
P_D	Power dissipation	Mode 5 ⁽⁶⁾ AVDD = 3.3 V, DVDD = 1.8 V	1250		mW
		Mode 6 ⁽⁶⁾ AVDD = 3.3 V, DVDD = 1.8 V	1410		
		Mode 7 ⁽⁶⁾ AVDD = 3.3 V, DVDD = 1.8 V	1400	1750	
		Sleep mode (Sleep pin high), CLK2 = 500 MHz	11	20	
APSRR	Devices a vento valuation vatio		-0.2	0.2	%FSR/V
DPSRR	Power supply rejection ratio		-0.2	0.2	%FSR/V

- (5) MODE 1 MODE 7:
 - a. Mode 1: X2, PLL off, CLK2 = 320 MHz, DACA and DACB on, IF = 5 MHz
 - b. Mode 2: X4 QMC, PLL on, CLK1 = 125 MHz, DACA and DACB on, IF = 5 MHz
 - c. Mode 3: X4 CMIX, PLL off, CLK2 = 500 MHz, DACA off and DACB on, IF = 150 MHz
 - d. Mode 4: X4L FMIX CMIX, PLL off, CLK2 = 500 MHz, DACA off and DACB on, IF = 150 MHz
 - e. Mode 5: X4L FMIX CMIX, PLL on, CLK1 = 125 MHz, DACA off and DACB on, IF = 150 MHz
 - f. Mode 6: X4L FMIX CMIX, PLL on, CLK1 = 125 MHz, DACA on and DACB on, IF = 150 MHz
 - g. Mode 7: X8 FMIX CMIX, PLL on, CLK1 = 62.5 MHz, DACA and DACB on, IF = 150 MHz
- (6) MODE 1 MODE 7:
 - a. Mode 1: X2, PLL off, CLK2 = 320 MHz, DACA and DACB on, IF = 5 MHz
 - b. Mode 2: X4 QMC, PLL on, CLK1 = 125 MHz, DACA and DACB on, IF = 5 MHz
 - c. Mode 3: X4 CMIX, PLL off, CLK2 = 500 MHz, DACA off and DACB on, IF = 150 MHz
 - d. Mode 4: X4L FMIX CMIX, PLL off, CLK2 = 500 MHz, DACA off and DACB on, IF = 150 MHz
 - e. Mode 5: X4L FMIX CMIX, PLL on, CLK1 = 125 MHz, DACA off and DACB on, IF = 150 MHz
 - f. Mode 6: X4L FMIX CMIX, PLL on, CLK1 = 125 MHz, DACA on and DACB on, IF = 150 MHz g. Mode 7: X8 FMIX CMIX, PLL on, CLK1 = 62.5 MHz, DACA and DACB on, IF = 150 MHz



ELECTRICAL CHARACTERISTICS(1)

over recommended operating free-air temperature range, AVDD = 3.3 V, CLKVDD = 3.3 V, PLLVDD = 0 V (= 3.3 V for PLL Clock Mode), IOVDD = 3.3 V, DVDD = 1.8 V, IOUT_{FS} = 19.2 mA, External Clock Mode, 4:1 transformer output termination, $50-\Omega$ doubly terminated load (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG	OUTPUT					
f _{CLK}	Maximum output update rate		500			MSPS
t _{s(DAC)}	Output settling time to 0.1%	Transition: Code 0x0000 to 0xFFFF		10.4		ns
t _{pd}	Output propagation delay			3		ns
t _{r(IOUT)}	Output rise time 10% to 90%			2		ns
t _{f(IOUT)}	Output fall time 90% to 10%			2		ns
	FORMANCE					
		X2, PLL off, CLK2 = 250 MHz, DAC A and DAC B on, IF = 5.1 MHz, First Nyquist Zone < f _{DATA} /2		78		
SFDR	Spurious free dynamic range ⁽²⁾	X4, PLL off, CLK2 = 500 MHz, DAC A and DAC B on, IF = 5.1 MHz, First Nyquist Zone < f _{DATA} /2		77		dBc
		X4, CLK2 = 500 MHz, DAC A and DAC B on, IF = 20.1 MHz, PLL on for Min, PLL off for TYP, First Nyquist Zone < f _{DATA} /2	68 ⁽³⁾	76		
		X4, PLL off, CLK2 = 500 MSPS, DAC A and DAC B on, Single tone, 0 dBFS, IF = 20.1 MHz		73		
		X4 CMIX, PLL off, CLK2 = 500 MSPS, DAC A and DAC B on, IF = 70.1 MHz		65		
SNR	Signal-to-noise ratio	X4 CMIX, PLL off, CLK2 = 500 MSPS, DAC A and DAC B on, Single tone, 0 dBFS, IF = 150.1 MHz		57		dBc
		X4 FMIX CMIX, PLL off, CLK2 = 500 MSPS, DAC A and DAC B on, Single tone, 0 dBFS, IF = 180.1 MHz		54		
		X4, PLL off, CLK2 = 500 MSPS, DAC A and DAC B on, Four tone, each –12 dBFS, IF = 24.7, 24.9, 25.1, 25.3 MHz	our tone, each –12 dBFS,	73		
		X4, PLL off, CLK2 = 500 MSPS, DAC A and DAC B on, IF = 20.1 and 21.1 MHz		79		
IMDo	Third-order two-tone	X4 CMIX, PLL off, CLK2 = 500 MSPS, DAC A and DAC B on, IF = 70.1 and 71.1 MHz		73		4D.
IMD3	intermodulation (each tone at –6 dBFS)	X4 CMIX, PLL off, CLK2 = 500 MSPS, DAC A and DAC B on, IF = 150.1 and 151.1 MHz		68		dBc
		X4 FMIX CMIX, PLL off, CLK2 = 500 MSPS, DAC A and DAC B on, IF = 180.1 and 181.1 MHz		67		
IMD	Four-tone intermodulation to Nyquist (each tone at -12 dBFS)	X4 CMIX, CLK2 = 500 MHz f _{OUT} = 149.2, 149.6, 150.4, and 150.8 MHz		66		dBc

⁽¹⁾ Measured single ended into $50-\Omega$ load.

⁽²⁾ See the Non-Harmonic Clock Related Spurious Signals section for information on spurious products out of band (< f_{DATA}/2).

^{(3) 1:1} transformer output termination.



ELECTRICAL CHARACTERISTICS (continued)

over recommended operating free-air temperature range, AVDD = 3.3 V, CLKVDD = 3.3 V, PLLVDD = 0 V (= 3.3 V for PLL Clock Mode), IOVDD = 3.3 V, DVDD = 1.8 V, IOUT_{FS} = 19.2 mA, External Clock Mode, 4:1 transformer output termination, $50-\Omega$ doubly terminated load (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TY	P MAX	UNIT
		Single carrier, baseband, X4, PLL Clock Mode, CLK1 = 122.88 MHz	78	4	
		Single carrier, baseband, X4, PLL Clock Mode, CLK2 = 491.52 MHz	78	5	
		Single carrier, IF = 153.6 MHz, X4 CMIX, External Clock Mode, CLK2 = 491.52 MHz	70	.9	
		Two carrier, IF = 153.6 MHz, X4 CMIX, External Clock Mode, CLK2 = 491.52 MHz	67	8	
ACLR (4)	A diagont channel looks as votice	Four carrier, baseband, X4, External Clock Mode, CLK2 = 491.52 MHz	76.1 66.8		dBc
ACLR	Adjacent channel leakage ratio	Four carrier, IF = 92.16 MHz, X4L, External Clock Mode, CLK2 = 491.52 MHz			
		Single carrier, IF = 153.6 MHz, X4 CMIX, External Clock Mode, CLK2 = 491.52 MHz, DVDD = 2.1 V	72	2	
		Two carrier, IF = 153.6 MHz, X4 CMIX, External Clock Mode, CLK2 = 491.52 MHz, DVDD = 2.1 V	69	3	
		Four carrier, baseband, X4, External Clock Mode, CLK2 = 491.52 MHz, DVDD = 2.1 V	68	5	
		Four carrier, IF = 92.16 MHz, X4L, External Clock Mode, CLK2 = 491.52 MHz, DVDD = 2.1 V	66	3	
		50-MHz offset, 1-MHz BW, Single carrier, baseband, X4, External Clock Mode, CLK1 = 122.88 MHz	9	2	
	Noise Floor	50-MHz offset, 1-MHz BW, Four carrier, baseband, X4, External Clock Mode, CLK1 = 122.88 MHz	8	1	dBc
		50-MHz offset, 1-MHz BW, Single carrier, baseband, X4, PLL Clock Mode, CLK2 = 491.52 MHz	8	UDC	
		50-MHz offset, 1-MHz BW, Four carrier, baseband, X4, PLL Clock Mode, CLK2 = 491.52 MHz	3	1	

⁽⁴⁾ W-CDMA with 3.84 MHz BW, 5-MHz spacing, centered at IF. TESTMODEL 1, 10 ms



ELECTRICAL CHARACTERISTICS (DIGITAL SPECIFICATIONS)

over recommended operating free-air temperature range, AVDD = 3.3 V, CLKVDD = 3.3 V, PLLVDD = 3.3 V, IOVDD = 3.3 V, DVDD = 1.8 V, IOUT_{FS} = 19.2 mA (unless otherwise noted)

DIGITAL S	SPECIFICATIONS					
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CMOS INT	TERFACE					
V _{IH}	High-level input voltage		2	3		V
V _{IL}	Low-level input voltage		0	0	0.8	V
I _{IH}	High-level input current		-40		40	μA
I _{IL}	Low-level input current		-40		40	μA
	Input capacitance			5		pF
V _{OH}	PLLLOCK, SDO, SDIO	$I_{load} = -100 \ \mu A$	IOVDD – 0.2			V
VOH	T EEEOON, ODO, ODIO	$I_{load} = -8 \text{ mA}$	0.8 × IOVDD			V
		$I_{load} = 100 \mu A$			0.2	V
V _{OL}	PLLLOCK, SDO, SDIO	I _{load} = 8 mA			0.22 × IOVD D	V
	land the data water	External or dual-clock modes	16		250	MSPS
	Input data rate	PLL clock mode	16		160	MSP5
PLL						
	Phase noise	At 600-kHz offset, measured at DAC output, 25 MHz 0-dBFS tone, F _{DATA} = 125 MSPS, 4x interpolation, pll_freq = 1, pll_kv = 0		133		dBc/Hz
		At 6-MHz offset, measured at DAC output, 25 MHz 0-dBFS tone, 125 MSPS, 4x interpolation, pll_freq = 1, pll_kv = 0		148.5		dBc/Hz
		pll_freq = 0, pll_kv = 0	370			
	VCO maximum fraquancy	pll_freq = 0, pll_kv = 1	480			MHz
	VCO maximum frequency	pll_freq = 1, pll_kv = 0	495			IVITIZ
		pll_freq = 1, pll_kv = 1	520			
		$pII_freq = 0$, $pII_kv = 0$			225	
	VCO minimum frequency	pll_freq = 0, pll_kv = 1			200	MHz
	VCO minimum frequency	pll_freq = 1, pll_kv = 0			480	IVII IZ
		pll_freq = 1, pll_kv = 1			480	
NCO and	QMC BLOCKS					
	QMC clock rate				320	MHz
	NCO clock rate				320	MHz
SERIAL P	ORT TIMING					
t _{s(SDENB)}	Setup time, SDENB to rising edge of SCLK		20			ns
$t_{s(SDIO)}$	Setup time, SDIO valid to rising edge of SCLK		10			ns
$t_{h(SDIO)}$	Hold time, SDIO valid to rising edge of SCLK		5			ns
t _{SCLK}	Period of SCLK		100			ns
t _{SCLKH}	High time of SCLK		40			ns
t _{SCLK}	Low time of SCLK		40			ns
t _{d(Data)}	Data output delay after falling edge of SCLK			10		ns



ELECTRICAL CHARACTERISTICS (DIGITAL SPECIFICATIONS) (continued)


over recommended operating free-air temperature range, AVDD = 3.3 V, CLKVDD = 3.3 V, PLLVDD = 3.3 V, IOVDD = 3.3 V, DVDD = 1.8 V, IOUT_{FS} = 19.2 mA (unless otherwise noted)

DIGITAL S	PECIFICATIONS					
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CLOCK INI	PUT (CLK1/CLK1C, CLK2/CLK2C)					
	Duty cycle			50%		
	Differential voltage			0.5		V
	RALLEL DATA INPUT: CLK1 LATCHI - See Figure 46, Dual Clock Mode FI	NG MODES FO Disabled – See <mark>Figure 48,</mark> Dual Clock M	Mode With FIFC	Enabled	- See	
t _{s(DATA)}	Setup time, DATA valid to rising edge of CLK1		0.5			ns
t _{h(DATA)}	Hold time, DATA valid after rising edge of CLK1		1.5			ns
t_align	Maximum offset between CLK1 and CLK2 rising edges – Dual Clock Mode with FIFO disabled		2F	1 - 0.5 ns		ns
Timing Par	allel Data Input (External Clock Mode	, Latch on PLLLock Rising Edge, CLK2 Cl	ock Input, See	Figure 44)	
t _{s(DATA)}	Setup time, DATA valid to rising edge of PLLLOCK	72-Ω load on PLLLOCK	0.5			ns
t _{h(DATA)}	Hold time, DATA valid after rising edge of PLLLOCK	72-Ω load on PLLLOCK	1.5			ns
t _{delay(Plllock)}	Delay from CLK2 rising edge to PLLLOCK rising edge	$72-\Omega$ load on PLLLOCK. Note that PLLLOCK delay increases with a lower impedance load.		4.5		ns
Timing Par	allel Data Input (External Clock Mode	, Latch on PLLLock Falling Edge, CLK2 C	lock Input, See	Figure 45)	
t _{s(DATA)}	Setup time, DATA valid to falling edge of PLLLOCK	High impedance load on PLLLOCK		0.5		ns
t _{h(DATA)}	Hold time, DATA valid after falling edge of PLLLOCK	High impedance load on PLLLOCK		1.5		ns
t _{delay(Plllock)}	Delay from CLK2 rising edge to PLLLOCK <i>rising</i> edge	High impedance load on PLLLOCK. Note that PLLLOCK delay increases with a lower impedance load.		4.5		ns



Typical Characteristics

Error - LSB






Figure 2. Integral Nonlinearity




Figure 3. Differential Nonlinearity





Figure 4. Single Tone Spectral Plot

Figure 5. Single Tone Spectral Plot



100






Figure 6. Single Tone Spectral Plot




Figure 8. Out-of-Band SFDR vs Intermediate Frequency

250

IMD3 - dBc

Figure 7. In-Band SFDR vs Intermediate Frequency




Figure 9. Two Tone IMD vs Intermediate Frequency






Figure 10. Two Tone IMD vs Amplitude




Figure 12. Two Tone IMD Spectral Plot




Figure 11. Two Tone IMD Spectral Plot




Figure 13. WCDMA ACLR vs Intermediate Frequency






Figure 14. WCDMA TM1 : Single Carrier, PLL Off, DVDD = 1.8 V




Figure 16. WCDMA TM1 : Single Carrier, PLL Off, DVDD = 1.8 V




Figure 15. WCDMA TM1 : Single Carrier, PLL On, DVDD = 1.8 V




Figure 17. WCDMA TM1 : Single Carrier, PLL On, DVDD = 1.8 V






Figure 18. WCDMA TM1 : Single Carrier, PLL Off, DVDD = 1.8 V




Figure 20. WCDMA TM1 : Two Carrier, PLL Off, DVDD = 1.8 V




Figure 19. WCDMA TM1 : Single Carrier, PLL On, DVDD = 1.8 V




Figure 21. WCDMA TM1 : Two Carrier, PLL On, DVDD = 1.8 V






Figure 22. WCDMA TM1 : Four Carrier, PLL Off, DVDD = 1.8 V




Figure 24. WCDMA TM1 : Single Carrier, PLL Off, DVDD = 2.1 V




Figure 23. WCDMA TM1 : Four Carrier, PLL On, DVDD = 1.8 V




Figure 25. WCDMA TM1 : Two Carrier, PLL Off, DVDD = 2.1 V






Figure 26. WCDMA TM1 : Four Carrier, PLL Off, DVDD = 2.1 V

Test Methodology

Typical ac specifications in external clock mode were characterized with the DAC5687EVM using the test configuration shown in Figure 27. The DAC sample rate clock f_{DAC} is generated by a HP8665B signal generator. An Agilent 8133A pulse generator is used to divide f_{DAC} for the data rate clock f_{DATA} for the Agilent 16702A pattern generator clock and provide adjustable skew to the DAC input clock. The 8133A f_{DAC} output is set to 1 V_{PP} , equivalent to 2- V_{PP} differential at CLK2/CLK2C pins. Alternatively, the DAC5687 PLLLOCK output can be used for the pattern generator clock.

The DAC5687 output is characterized with a Rohde & Schwarz FSQ8 spectrum analyzer. For WCDMA signal characterization, it is important to use a spectrum analyzer with high IP3 and noise subtraction capability so that the spectrum analyzer does not limit the ACPR measurement. For all specifications, both DACA and DACB are measured and the lowest value used as the specification.



Test Methodology (continued)




Figure 27. DAC5687 Test Configuration for External Clock Mode

PLL clock mode was characterized using the test configuration shown in Figure 28. The DAC data rate clock f_{DATA} is generated by a HP8665B signal generator. An Agilent 8133A pulse generator is used to generate a clock f_{DATA} for the Agilent 16702A pattern generator clock and provide adjustable skew to the DAC input clock. The 8133A f_{DAC} output is set to 1 V_{PP} , equivalent to 2- V_{PP} differential at CLK1/CLK1C pins. Alternatively, the DAC5687 PLLLOCK output can be used for the pattern generator clock.



Test Methodology (continued)




Figure 28. DAC5687 Test Configuration for PLL Clock Mode

WCDMA Test Model 1 test vectors for the DAC5687 characterization were generated in accordance with the 3GPP Technical Specification. Chip rate data was generated using the Test Model 1 block in Agilent ADS. For multicarrier signals, different random seeds and PN offsets were used for each carrier. A Matlab script performed pulse shaping, interpolation to the DAC input data rate, frequency offsets, rounding and scaling. Each test vector is 10 ms long, representing one frame. Special care is taken to assure that the end of file wraps smoothly to the beginning of the file.

The cumulative complementary distribution function (CCDF) for the 1, 2, and 4 carrier test vectors is shown in Figure 29. The test vectors are scaled such that the absolute maximum data point is 0.95 (-0.45 dB) of full scale. No peak reduction is used.



Test Methodology (continued)




Figure 29. WCDMA TM1 Cumulative Complementary Distribution Function for 1, 2, and 4 Carriers

DETAILED DESCRIPTION

Modes of Operation

The DAC5687 has six digital signal processing blocks: FIR1 and FIR2 (interpolate by two digital filters), FMIX (fine frequency mixer), QMC (quadrature modulation phase correction), FIR3 (interpolate by two digital filter) and CMIX (coarse frequency mixer). The modes of operation, listed in Table 1, enable or bypass the blocks to produce different results. The modes are selected by registers CONFIG1, CONFIG2, and CONFIG3 (0x02, 0x03, and 0x04). Block diagrams for each mode (x2, x4, x4L, and x8) are shown in Figure 30 through Figure 33.

Table 1. DAC5687 Modes of Operation

MODE	FIR1	FIR2	FMIX	QMC	FIR3	CMIX
FULL BYPASS	-	_	-	-	_	-
X2	-	_	-	-	ON	-
X2 FMIX	_	_	ON	_	ON	-
X2 QMC	-	-	-	ON	ON	-
X2 FMIX QMC	-	_	ON	ON	ON	_
X2 CMIX	-	_	_	_	ON	ON
X2 FMIX CMIX	-	-	ON	-	ON	ON
X2 QMC CMIX	-	_	-	ON ⁽¹⁾	ON	ON
X2 FMIX QMC CMIX	-	_	ON	ON ⁽¹⁾	ON	ON
X4	ON	ON	-	-	_	-
X4 FMIX ⁽²⁾	ON	ON	ON	-	-	-
X4 QMC ⁽²⁾	ON	ON	-	ON	-	
X4 FMIX QMC	ON	ON	ON	ON	_	-
X4 CMIX	ON	ON	-	-	_	ON
X4L	ON	-	-	-	ON	-

⁽¹⁾ The QMC phase correction will be eliminated by the CMIX, so the QMC phase should be set to zero. The QMC gain settings can still be used to adjust the signal path gain as needed.

f_{DAC} limited to maximum clock rate for the NCO and QMC, (See the AC specs).



MODE	FIR1	FIR2	FMIX	QMC	FIR3	CMIX
X4L FMIX	ON	-	ON	-	ON	-
X4L QMC	ON	_	-	ON	ON	_
X4L FMIX QMC	ON	-	ON	ON	ON	-
X4L CMIX	ON	-	-	-	ON	ON
X4L FMIX CMIX	ON	-	ON		ON	ON
X4L QMC CMIX	ON	_	-	ON ⁽²⁾	ON	ON
X4L FMIX QMC CMIX	ON	_	ON	ON ⁽²⁾	ON	ON
X8	ON	ON	-	_	ON	-
X8 FMIX	ON	ON	ON	_	ON	_
X8 QMC	ON	ON	-	ON	ON	_
X8 FMIX QMC	ON	ON	ON	ON	ON	_
X8 CMIX	ON	ON	-	_	ON	ON
X8 FMIX CMIX	ON	ON	ON	_	ON	ON
X8 QMC CMIX	ON	ON	-	ON ⁽³⁾	ON	ON
X8 FMIX QMC CMIX	ON	ON	ON	ON ⁽³⁾	ON	ON

⁽³⁾ The QMC phase correction will be eliminated by the CMIX, so the QMC phase should be set to zero. The QMC gain settings can still be used to adjust the signal path gain as needed.





Figure 30. Block Diagram for X2 Mode





A. FMIX or QMC block cannot be enabled with CMIX block.

Figure 31. Block Diagram for X4 Mode (A)




Figure 32. Block Diagram for X4L Mode






Figure 33. Block Diagram for X8 Mode

Programming Registers

REGISTER MAP

Name	Address	Default	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	(LSB)
			(MSB)							Bit 0
VERSION	0x00	0x01	sleep_daca	sleep_dacb	hpla	hplb	unused		version	(2:0)
CONFIG0	0x01	0x00	pll_div	/(1:0)	pll_freq	pll_kv	interp(1:0)	inv_plllock	fifo_bypass
CONFIG1	0x02	0x00	qflag	interl	dual_clk	twos	rev_abus	rev_bbus	fir_bypass	full_bypass
CONFIG2	0x03	0x80	nco	nco_gain	qmc		cm_mod	de(3:0)		invsinc
CONFIG3	0x04	0x00	sif_4pin	dac_ser_dat a	half_rate	unused	usb		counter_mo	ode(2:0)
SYNC_CNTL	0x05	0x00	sync_phstr	sync_nco	sync_cm		sync_fifo(2:0)		unused	unused
SER_DATA_0	0x06	0x00				dac_	_data(7:0)			
SER_DATA_1	0x07	0x00				dac_	data(15:8)			
factory use only	0x08	0x00								
NCO_FREQ_0	0x09	0x00				fr	eq(7:0)			
NCO_FREQ_1	0x0A	0x00				fre	eq(15:8)			
NCO_FREQ_2	0x0B	0x00				fre	q(23:16)			
NCO_FREQ_3	0x0C	0x0C				fre	q(31:24)			
NCO_PHASE_0	0x0D	0x00				ph	ase(7:0)			
NCO_PHASE_1	0x0E	0x00				pha	ise(15:8)			
DACA_OFFSET_0	0x0F	0x00				daca_	_offset(7:0)			
DACB_OFFSET_0	0x10	0x00				dacb_	_offset(7:0)			
DACA_OFFSET_1	0x11	0x00		daca	_offset(12:8)			unused	unused	unused
DACB_OFFSET_1	0x12	0x00		dacb	_offset(12:8)			unused	unused	unused
QMCA_GAIN_0	0x13	0x00				qmc_	gain_a(7:0)			
QMCB_GAIN_0	0x14	0x00				qmc_	gain_b(7:0)			
QMC_PHASE_0	0x15	0x00	qmc_phase(7:0)							
QMC_PHASE_GAIN_1	0x16	0x00	qmc_phase(9:8) qmc_gain_a(10:8) qmc_gain_b(10:8)				b(10:8)			
DACA_GAIN_0	0x17	0x00	daca_gain(7:0)							
DACB_GAIN_0	0x18	0x00	dacb_gain(7:0)							
DACA_DACB_GAIN_1	0x19	0xFF	daca_gain(11:8) dacb_gain(11:8)							
factory use only	0x1A	0x00								
atest	0x1B	0x00			atest			phstr_	_del(1:0)	unused



REGISTER MAP (continued)

Name	Address	Default	Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	(LSB) Bit 0
DAC_TEST	0x1C	0x00			facto	ry use only				phstr_clkdiv_sel
factory use only	0x1D	0x00								
factory use only	0x1E	0x00								
factory use only	0x1F	0x00								

Register Name: VERSION — Address: 0x00, Default = 0x01

BIT 7 BIT 0

sleep_daca	sleep_dacb	hpla	hplb	unused		version(2:0)	
0	0	0	0	0	0	1	1

sleep_daca: DAC A sleeps when set, operational when cleared.

sleep_dacb: DAC B sleeps when set, operational when cleared.

hpla: A side first FIR filter in high-pass mode when set, low-pass mode when cleared.hplb: B side first FIR filter in high-pass mode when set, low-pass mode when cleared.

version(2:0): A hardwired register that contains the version of the chip. Read Only.

Register Name: CONFIGO — Address: 0x01, Default = 0x00

BIT 7 BIT 0

pll_di	iv(1:0)	pll_freq	pll_kv	interp	o(1:0)	inv_plllock	fifo_bypass
0	0	0	0	0	0	0	0

pll_div(1:0): PLL VCO divider; $\{00 = 1, 01 = 2, 10 = 4, 11 = 8\}$.

pll_freq: PLL VCO center frequency; {0 = low center frequency, 1 = high center frequency}.

pll_kv: PLL VCO gain; {0 = high gain, 1 = low gain}.

interp(1:0): FIR Interpolation; $\{00 = X2, 01 = X4, 10 = X4L, 11 = X8\}$. X4 uses lower power than x4L, but $f_{DAC} = X4L$

320 MHz max when NCO or QMC are used.

inv_plllock: Multi-function bit depending on clock mode.

fifo_bypass: When set, the internal 4-sample FIFO is disabled. When cleared, the FIFO is enabled.

Table 2. inv_plllock Bit Modes

PLLVDD	dual_clk	inv_pllock	fifo_bypass	DESCRIPTION
0 V	0	0	1	Input data latched on PLLLOCK pin rising edges, FIFO disabled.
0 V	0	1	1	Input data latched on PLLLOCK pin falling edges, FIFO disabled.
0 V	0	0	0	Input data latched on PLLLOCK pin rising edges, FIFO enabled and must be sync'd.
0 V	0	1	0	Input data latched on PLLLOCK pin falling edges, FIFO enabled and must be sync'd.
0 V	1	0	1	Input data latched on CLK1/CLK1C differential input. Timing between CLK1 and CLK2 rising edges must be tightly controlled (500 ps max at 500-MHz CLK2). PLLLOCK output signal is always low. The FIFO is always disabled in this mode.
0 V	1	1	0	Input data latched on CLK1/CLK1C differential input. No phase relationship required between CLK1 and CLK2. The FIFO is employed to manage the internal handoff between the CLK1 input clock and the CLK2 derived output clock; the FIFO must be sync'd. The PLLLOCK output signal reflects the internally generated FIFO output clock.
0 V	1	0	0	Not a valid setting. Do not use.



Table 2. inv_plllock Bit Modes (continued)

PLLVDD	dual_clk	inv_pllock	fifo_bypass	DESCRIPTION
0 V	1	1	1	Not a valid setting. Do not use.
3.3 V	Х	Х	1	Internal PLL enabled, CLK1/CLK1C input differential clock is used to latch the input data. The FIFO is always disabled in this mode.
3.3 V	Х	Х	0	Not a valid setting. Do not use.

Register Name: CONFIG1 — Address: 0x02, Default = 0x00

BIT 7 BIT 0

qflag	interl	dual_clk	twos	rev_abus	rev_bbus	fir_bypass	full_bypass
0	0	0	0	0	0	0	0

qflag: When set, the QFLAG input pin operates as a B sample indicator when interleaved data is enabled. When cleared, the TXENABLE rising determines the A/B timing relationship.

interl: When set, interleaved input data mode is enabled; both A and B data streams are input at the DA(15:0) input pins.

dual_clk: Only used when the PLL is disabled. When set, two differential clocks are used to input the data to the chip; CLK1/CLK1C is used to latch the input data into the chip and CLK2/CLK2C is used as the

DAC sample clock.

twos: When set, input data is interpreted as 2's complement. When cleared, input data is interpreted as

offset binary.

rev_abus: When cleared, DA input data MSB to LSB order is DA(15) = MSB and DA(0) = LSB. When set, DA

input data MSB to LSB order is reversed, DA(15) = LSB and DA(0) = MSB.

rev_bbus: When cleared, DB input data MSB to LSB order is DB(15) = MSB and DB(0) = LSB. When set, DB

input data MSB to LSB order is reversed, DB(15) = LSB and DB(0) = MSB.

fir_bypass: When set, all interpolation filters are bypassed (interp(1:0) setting has no effect). QMC and NCO

blocks are functional in this mode up to $f_{dac} = 250$ MHz, limited by the input datarate.

full_bypass: When set, all filtering, QMC and NCO functions are bypassed.

Register Name: CONFIG2 — Address: 0x03, Default = 0x80

BIT 7

nco	nco_gain	qmc		cm_mc	ode(3:0)		invsinc
1	0	0	0	0	0	0	0

nco: When set, the NCO is enabled.

nco gain: When set, the data output of the NCO is increased by $2\times$.

qmc: Quadrature modulator gain and phase correction is enabled when set.

cm_mode(3:0): Controls $f_{DAC}/2$ or $f_{DAC}/4$ mixer modes for the coarse mixer block.

Table 3. Coarse Mixer Sequences

cm_mode(3:0)	Mixing Mode	Sequence		
00XX	No mixing			
0100	f _{DAC} /2	DAC A = {-A +A -A +A} DAC B = {-B +B -B +B}		
0101	f _{DAC} /2	DAC A = {-A +A -A +A} DAC B = {+B -B +B -B}		
0110	f _{DAC} /2	DAC A = {+A -A +A -A} DAC B = {-B +B -B +B}		
0111	f _{DAC} 2	DAC A = {+A -A +A -A} DAC B = {+B -B +B -B}		



Table 3. Coarse Mixer Sequences (continued)

cm_mode(3:0)	Mixing Mode	Sequence
1000	f _{DAC} /4	DAC A = {+A -B -A +B} DAC B = {+B +A -B -A}
1001	f _{DAC} /4	DAC A = {+A -B -A +B} DAC B = {-B -A +B +A}
1010	f _{DAC} /4	DAC A = {-A +B +A -B} DAC B = {+B +A -B -A}
1011	f _{DAC} /4	DAC A = {-A +B +A -B} DAC B = {-B -A +B +A}
1100	-f _{DAC} /4	DAC A = {+A +B -A -B} DAC B = {+B -A -B +A}
1101	-f _{DAC} /4	DAC A = {+A +B -A -B} DAC B = {-B +A +B -A}
1110	-f _{DAC} /4	DAC A = {-A -B +A +B} DAC B = {+B -A -B +A}
1111	-f _{DAC} /4	DAC A = {-A -B +A +B} DAC B = {-B +A +B -A}

invsinc: Enables the invsinc compensation filter when set.

Register Name: CONFIG3 — Address: 0x04, Default = 0x00

BIT 7 BIT 0

sif_4pin	dac_ser_data	half_rate	Unused	usb	(counter_mode(2:0)
0	0	0	0	0	0	0	0

sif_4pin: Four-pin serial interface mode is enabled when set, 3-pin mode when cleared.

dac_ser_data: When set, both DAC A and DAC B input data is replaced with fixed data loaded into the 16 bit serial interface ser_data register.

half_rate: Enables half-rate input mode. Input data for the DAC A data path is input to the chip at half speed

using both the DA(15:0) and DB(15:0) input pins.

usb: When set, the data to DACB is inverted to generate upper side band output.

counter_mode(2:0): Controls the internal counter that can be used as the DAC data source. {0XX = off; 100 = all 16b; 101 = 7b LSBs; 110 = 5b MIDs; 111 = 5b MSBs}

Register Name: SYNC_CNTL — Address: 0x05, Default = 0x00

BIT 7 BIT 0

sync_phstr	sync_nco	sync_cm		sync_fifo(2:0)		unused	unused
0	0	0	0	0	0	0	0

sync_phstr: When set, the internal clock divider logic is initialized with a PHSTR pin low-to-high transition.

sync_nco: When set, the NCO phase accumulator is cleared with a PHSTR low-to-high transition.

sync_cm: When set, the coarse mixer is initialized with a PHSTR low-to-high transition.

sync_fifo(2:0): Sync source selection mode for the FIFO. When a low-to-high transition is detected on the selected sync source, the FIFO input and output pointers are initialized.



Table 4	. Syr	chroniz	zation	Source
---------	-------	---------	--------	--------

sync_fifo (2:0)	Synchronization Source
000	txenable pin
001	phstr pin
010	qflag pin
011	db(15)
100	da(15) first transition (one shot)
101	Software sync using SIF write
110	Sync source disabled (always off)
111	Always on

Register Name: SER_DATA_0— Address: 0x06, Default = 0x00

BIT 7 BIT 0

dac_data(7:0)								
0	0	0	0	0	0	0	0	

dac_data(7:0): Lower 8 bits of DAC data input to the DACs when dac_ser_data is set.

Register Name: SER_DATA_1— Address: 0x07, Default = 0x00

BIT 7

			dac_da				
0	0	0	0	0	0	0	0

dac_data(15:8): Upper 8 bits of DAC data input to the DACs when dac_ser_data is set.

Register Name: BYPASS_MASK_CNTL— Address: 0x08, Default = 0x00

BIT 7

fastlatch	bp_ invsinc	bp_fir3	bp_qmc	bp_fmix	bp_fir2	bp_fir1	nco_only
0	0	0	0	0	0	0	0

These modes are for factory use only – leave as default.

Register Name: NCO_FREQ_0— Address: 0x09, Default = 0x00

BIT 7

	freq(7:0)								
0	0	0	0	0	0	0	0		

freq(7:0): Bits 7:0 of the NCO frequency word.

Register Name: NCO_FREQ_1— Address: 0x0A, Default = 0x00

BIT 7

Ī	freq(15:8)								
Ī	0	0	0	0	0	0	0	0	

freq(15:8): Bits 15:8 of the NCO frequency word.

Register Name: NCO_FREQ_2— Address: 0x0C, Default = 0x40

BIT 7 BIT 0

	freq(23:16)								
0	0	0	0	0	0	0	0		



freq(23:16): Bits 23:16 of the NCO frequency word.

Register Name: NCO_FREQ_3— Address: 0x0B, Default = 0x00

BIT 7

freq(31:24)								
0	1	0	0	0	0	0	0	

freq(31:24): Bits 31:24 of the NCO frequency word.

Register Name: NCO_PHASE_0— Address: 0x0D, Default = 0x00

BIT 7

٠	Phase(7:0)									
	0 0 0 0 0 0 0									

phase(7:0): Bits 7:0 of the NCO phase offset word.

Register Name: NCO_PHASE_1— Address: 0x0E, Default = 0x00

BIT 7

	Phase(15:8)							
0	0	0	0	0	0	0	0	

phase(15:8): Bits 15:8 of the NCO phase offset word.

Register Name: DACA_OFFSET_0— Address: 0x0F, Default = 0x00

BIT 7 BIT 0

	daca_offset(7:0)							
0	0	0	0	0	0	0	0	

daca_offset(7:0): Bits 7:0 of the DAC A offset word.



Register Name: DACB_OFFSET_0— Address: 0x10, Default = 0x00

BIT 7

dacb_offset(7:0)							
0	0	0	0	0	0	0	0

dacb_offset(7:0): Bits 7:0 of the DAC B offset word. Updates to this register do not take effect until DACA_OFFSET_0 has been written.

Register Name: DACA_OFFSET_1— Address: 0x11, Default = 0x00

BIT 7 BIT 0

daca_offset(12:8)				unused	unused	unused	
0	0	0	0	0	0	0	0

daca_offset(12:8): Bits 12:8 of the DAC A offset word. Updates to this register do not take effect until DACA_OFFSET_0 has been written.

Register Name: DACB OFFSET 1— Address: 0x12, Default = 0x00

BIT 7 BIT 0

dacb_offset(12:8)				unused	unused	unused	
0	0	0	0	0	0	0	0

dacb_offset(12:8): Bits 12:8 of the DAC B offset word. Updates to this register do not take effect until DACA_OFFSET_0 has been written.

Register Name: QMCA_GAIN_0— Address: 0x13, Default = 0x00

BIT 7

	qmc_gain_a(7:0)									
0	0	0	0	0	0	0	0			

qmc_gain_a(7:0): Bits 7:0 of the QMC A path gain word. Updates to this register do not take effect until DACA_OFFSET_0 has been written.

Register Name: QMCB_GAIN_0— Address: 0x14, Default = 0x00

BIT 7 BIT 0

			qmc_ga	in_b(7:0)			
0	0	0	0	0	0	0	0

qmc_gain_b(7:0): Bits 7:0 of the QMC B path gain word. Updates to this register do not take effect until DACA_OFFSET_0 has been written.

Register Name: QMC_PHASE_0— Address: 0x15, Default = 0x00

BIT 7 BIT 0

	qmc_phase(7:0)							
0	0	0	0	0	0	0	0	

qmc_phase(7:0): Bits 7:0 of the QMC phase word. Updates to this register do not take effect until DACA_OFFSET_0 has been written.

Register Name: QMC_PHASE_GAIN_1— Address: 0x16, Default = 0x00

BIT 7 BIT 0

Ī	qmc_phase(9:8)		,	qmc_gain_a(10:8)			qmc_gain_b(10:8)		
	0	0	0	0	0	0	0	0	



qmc_phase(9:8): Bits 9:8 of the QMC phase word. Updates to this register do not take effect until DACA OFFSET 0 has been written.

qmc_gain_a(10:8): Bits 10:8 of the QMC A path gain word. Updates to this register do not take effect until DACA_OFFSET_0 has been written.

qmc_gain_b(10:8): Bits 10:8 of the QMC B path gain word. Updates to this register do not take effect until DACA_OFFSET_0 has been written.

Register Name: DACA_GAIN_0— Address: 0x17, Default = 0x00

BIT 7 BIT 0

	daca_gain(7:0)									
0	0	0	0	0	0	0	0			

daca_gain(7:0): Bits 7:0 of the DAC A gain adjustment word.

Register Name: DACB_GAIN_0— Address: 0x18, Default = 0x00

BIT 7 BIT 0

Ī	dacb_gain(7:0)								
	0	0	0	0	0	0	0	0	

dacb_gain(7:0): Bits 7:0 of the DAC B gain adjustment word.

Register Name: DACA_DACB_GAIN_1— Address: 0x19, Default = 0xFF

BIT 7 BIT 0

	daca_gain(11:8)				dacb_ga	ain(11:8)	
1	1	1	1	1	1	1	1

daca_gain(11:8): Four MSBs of gain control for DACA.

dacb_gain(11:8): Bits 11:8 of the DAC B gain word. Four MSBs of gain control for DACB.

Register Name: DAC_CLK_CNTL— Address: 0x1A, Default = 0x00

BIT 7 BIT 0

٠	factory use only									
0 0 0 0 0 0 0										

Reserved for factory use only.

Register Name: ATEST— Address: 0x1B, Default = 0x00

BIT 7

		atest(4:0)	phstr_del(1:0)		unused		
0	0	0	0	0	0	0	0

atest: Can be used to enable clock output at the PLLLOCK pin according to Table 5. Pin EXTLO must be open when atest (4:0) is not equal to 00000.



2	h	\sim	_
-	LJ		

atest(4:0)	PLLLOCK Output Signal					
	PLL Enabled (PLLVDD = 3.3 V)	PLL Disabled (PLLVDD = 0 V)				
11101	f _{DAC}	Normal operation				
11110	f _{DAC} divided by 2	Normal operation				
11111	f _{DAC} divided by 4	Normal operation				
All others	Normal o	pperation				

phstr del: Adjusts the initial phase of the fs/2 and fs/4 blocks cmix block after PHSTR.

Register Name: DAC_TEST— Address: 0x1C, Default = 0x00

BIT 7 BIT 0

	Factory Use Only							
0	0	0	0	0	0	0	0	

phstr_clkdiv_sel: Selects the clock used to latch the PHSTR input when restarting the internal dividers. When set, the full DAC sample rate CLK2 signal latches PHSTR and when cleared, the divided down input clock signal latches PHSTR.

Address: 0x1D, 0x1E, and 0x1F - Reserved

Writes have no effect and reads will be 0x00.

Serial Interface

The serial port of the DAC5687 is a flexible serial interface which communicates with industry standard microprocessors and microcontrollers. The interface provides read/write access to all registers used to define the operating modes of the DAC5687. It is compatible with most synchronous transfer formats and can be configured as a 3- or 4-pin interface by **sif4** in register **config_msb**. In both configurations, **SCLK** is the serial interface input clock and **SDENB** is serial interface enable. For 3-pin configuration, **SDIO** is a bidirectional pin for both data in and data out. For 4-pin configuration, **SDIO** is data in only and **SDO** is data out only.

Each read/write operation is framed by signal **SDENB** (serial data enable bar) asserted low for 2 to 5 bytes, depending on the data length to be transferred (1 - 4 bytes). The first frame byte is the instruction cycle which identifies the following data transfer cycle as read or write, how many bytes to transfer, and what address to transfer the data. Table 6 indicates the function of each bit in the instruction cycle and is followed by a detailed description of each bit. Frame bytes 2 to 5 comprise the data transfer cycle.

Table 6. Instruction Byte of the Serial Interface

MSB

Bit	7	6	5	4	3	2	1	0
Description	R/W	N1	N0	A4	A3	A2	A1	A0

R/W Identifies the following data transfer cycle as a read or write operation. A high indicates a read operation from the DAC5687 and a low indicates a write operation to the DAC5687.

[N1: N0] Identifies the number of data bytes to be transferred per Table 7. Data is transferred MSB first.

Table 7. Number of Transferred Bytes Within One Communication Frame

N1	N0	Description			
0	0	Transfer 1 Byte			
0	1	Transfer 2 Bytes			
1	0	Transfer 3 Bytes			
1	1	Transfer 4 Bytes			



[A4: A3: A2: A1: A0] Identifies the address of the register to be accessed during the read or write operation. For multi-byte transfers, this address is the starting address. Note that the address is written to the DAC5687 MSB first.

Figure 34 shows the serial interface timing diagram for a DAC5687 write operation. **SCLK** is the serial interface clock input to the DAC5687. Serial data enable **SDENB** is an active low input to the DAC5687. **SDIO** is serial data in. Input data to the DAC5687 is clocked on the rising edges of **SCLK**.




Figure 34. Serial Interface Write Timing Diagram

Figure 35 shows the serial interface timing diagram for a DAC5687 read operation. **SCLK** is the serial interface clock input to the DAC5687. Serial data enable **SDENB** is an active low input to the DAC5687. **SDIO** is serial data in during the instruction cycle. In 3-pin configuration, **SDIO** is data out from the DAC5687 during the data transfer cycle(s), while **SDO** is in a high-impedance state. In 4-pin configuration, **SDO** is data out from the DAC5687 during the data transfer cycle(s). At the end of the data transfer, **SDO** outputs low on the final falling edge of SCLK until the rising edge of SDENB when it will 3-state.






Figure 35. Serial Interface Read Timing Diagram

FIR Filters

Figure 36 shows the magnitude spectrum response for the identical 51-tap FIR1 and FIR3 filters. The transition band is from 0.4 to $0.6 \times F_{IN}$ (the input data rate for the FIR filter) with < 0.002-dB pass-band ripple and > 80-dB stop-band attenuation. Figure 37 shows the region from 0.35 to $0.45 \times F_{IN}$ — Up to $0.44 \times F_{IN}$ there is less than 0.5-dB attenuation.

Figure 38 shows the magnitude spectrum response for the 19-tap FIR2 filter. The transition band is from 0.25 to 0.75x F_{IN} (the input data rate for the FIR filter) with < 0.002-dB pass-band ripple and > 80-dB stop-band attenuation.

The DAC5687 also has an inverse Sinc filter (FIR4) that runs at the DAC update rate (f_{DAC}) that can be used to flatten the frequency response of the sample and hold output. The DAC sample and hold output set the output current and holds it constant for one DAC clock cycle until the next sample, resulting in the well known Sin(x)/x or Sinc(x) frequency response shown in Figure 39 (black solid line). The inverse sinc filter response (Figure 39, blue dotted line) has the opposite frequency response between 0 to 0.4 \times f_{DAC} , resulting in the combined response (Figure 39, red dashed line). Between 0 to 0.4 \times f_{DAC} , the inverse sin filter compensates the sample and hold rolloff with less than < 0.03-dB error.

The inverse sine filter has a gain > 1 at all frequencies. Therefore, the signal input to FIR4 must be reduced from full scale to prevent saturation in the filter. The amount of backoff required depends on the signal frequency and is set such that at the signal frequencies the combination of the input signal and filter response is less than 1 (0 dB). For example, if the signal input to FIR4 is at $0.25 \times f_{DAC}$, the response of FIR4 is 0.9 dB, and the signal will need to be backed off from full scale by 0.9 dB. The gain function in the QMC block can be used to set reduce amplitude of the input signal. The advantage of FIR4 having a positive gain at all frequencies is that the user is then able to optimized backoff of the signal based on the signal frequency.

The filter taps for all digital filters are listed in Table 8.

Note that the loss of signal amplitude may result in lower SNR due to decrease in signal amplitude.






Figure 38. Magnitude Spectrum for FIR2

Figure 39. Magnitude Spectrum for Inverse Sinc Filter FIR4 (Versions 1 and 2)

Table 8. Digital Filter Taps

FIR1 aı	nd FIR3	F	IR2	FIR4 (Invsinc)		
Тар	Coeff	Тар	Coeff	Тар	Coeff	
1, 51	8	1, 19	9	1, 9	1	
2, 50	0	2, 18	0	2, 8	-4	
3, 49	-24	3, 17	-58	3, 7	13	
4, 48	0	4, 16	0	4, 6	-50	
5, 47	58	5, 15	214	5	592	
6, 46	0	6, 14	0			
7, 45	-120	7, 13	-638			
8, 44	0	8, 12	0			
9, 43	221	9, 11	2521			
10, 42	0	10	4096			
11, 41	-380				-	



Table	8.	Digital	Filter	Taps	(conti	nued)

FIR1 a	nd FIR3	F	IR2	FIR4 (I	nvsinc)
Тар	Coeff	Тар	Coeff	Тар	Coeff
12, 40	0				
13, 39	619				
14, 38	0				
15, 37	-971				
16, 36	0				
17, 35	1490				
18, 34	0				
19, 33	-2288				
20, 32	0				
21, 31	3649				
22, 30	0				
23, 29	-6628				
24, 28	0				
25, 27	20750				
26	32768				

Dual Channel Real Upconversion

The DAC5687 can be used in a dual channel mode with real upconversion by mixing with a 1, -1, ... sequence in the signal chain to invert the spectrum. This mixing mode maintains isolation of the A and B channels. There are two points of mixing: in X4L mode, the FIR1 output is inverted (high-pass mode) by setting registers **hpla** and **hplb** to 1 and the FIR3 output is inverted by setting CMIX to $f_{DAC}/2$. In X8 mode, the output of FIR1 is inverted by setting hpla and hplb to 1 and the FIR3 output is inverted by setting CMIX to $f_{DAC}/2$. In X2 and X4 modes, the output of FIR3 is inverted by setting CMIX to $f_{DAC}/2$.

The wide bandwidth of FIR3 (40% passband) in X4L mode provides options for setting four different frequency ranges, listed in Table 9. For example, with $f_{DATA} = 125$ MSPS ($f_{DAC} = 500$ MSPS), setting FIR1/FIR3 to High Pass/High Pass respectively will upconvert a signal between 25 and 50 MHz to 150 to 175 MHz. With the High Pass/Low Pass and Low Pass/High Pass setting the upconvertered signal will be spectrally inverted.

Table 9. X4L Mode High-Pass/Low-Pass Options

FIR1	FIR3	Input Frequency	Output Frequency	Bandwidth	Inverted?
Low Pass	Low Pass	$0-0.4\times f_{DATA}$	$0 - 0.4 \times f_{DATA}$	$0.4 \times f_{DATA}$	No
High Pass	Low Pass	0.2 to $0.4 \times f_{DATA}$	$0.6-0.8 \times f_{DATA}$	$0.2 \times f_{DATA}$	Yes
High Pass	High Pass	0.2 to $0.4 \times f_{DATA}$	$1.2 - 1.4 \times f_{DATA}$	$0.2 \times f_{DATA}$	No
Low Pass	High Pass	$0 - 0.4 \times f_{DATA}$	$1.6 - 2 \times f_{DATA}$	$0.4 \times f_{DATA}$	Yes

Limitations on Signal BW and Final Output Frequency in X4L and X8 Modes

For very wide bandwidth signals, the FIR3 pass-band $(0-0.4\times F_{DAC}/2)$ can limit the range of the final output frequency. For example in X4L FMIX CMIX mode (4x interpolation with FMIX after FIR1), at the maximum input data rate F_{IN} = 125 MSPS the input signal can be ±50 MHz before running into the transition band of FIR1. After 2× interpolation, FIR3 limits the signal to ±100 MHz (0.4 × 250 MHz). Therefore, at the maximum signal bandwidth, FMIX can mix up to 50 MHz and still fall within the passband of FIR3. This results in gaps in the final output frequency between FMIX alone (0 MHz to 50 MHz) and FMIX + CMIX with $f_{DAC}/4$ (75 MHz to 175 MHz) and FMIX + $f_{DAC}/2$ (200 MHz to 250 MHz).

In practice, it may be possible to extend the signal into the FIR3 transition band. Referring to Figure 37 in the Digital Filter section above, if 0.5 dB of attenuation at the edge of the signal can be tolerated, then the signal can be extended up to $0.44 \times F_{IN}$. This would extend the range of FMIX in the example to 60 MHz.



Fine Mixer (FMIX)

The fine mixer block FMIX uses a numerically controlled oscillator (NCO) with a 32-bit frequency register freq(31:0) and a 16-bit phase register phase(15:0) to provide sin and cos for mixing. The NCO tuning frequency is programmed in registers 0x09 through 0x0C. Phase offset is programmed in registers 0xD and 0xE. A block diagram of the NCO is shown in Figure 40.




Figure 40. Block Diagram of the NCO

Synchronization of the NCO occurs by resetting the NCO accumulator to zero with assertion of **PHSTR**. See the Fine Mixer Synchronization section below. Frequency word **freq** in the frequency register is added to the accumulator every clock cycle. The output frequency of the NCO is

$$f_{NCO} = \frac{\text{freq} \times f_{NCO_CLK}}{2^{32}} \text{ for freq} \leq 2^{31} / f_{NCO} = \frac{(\text{freq} - 2^{32}) \times f_{NCO_CLK}}{2^{32}} \text{ for freq} > 2^{31} / f_{NCO_CLK} = \frac{(\text{freq} - 2^{32}) \times f_{NCO_CLK}}{2^{32}} =$$

where f_{NCO_CLK} is the clock frequency of the NCO circuit. In X4 mode, the NCO clock frequency is the same as the DAC sample rate f_{DAC} . The maximum clock frequency the NCO can operate at is 320 MHz – in X4 FMIX mode, where FMIX operates at the DAC update rate, the DAC updated rate will be limited to 320 MSPS. In X2, X4L and X8 modes, the NCO circuit is followed by a further $2\times$ interpolation and so $f_{NCO_CLK} = f_{DAC}/2$ and operates at $f_{DAC} = 500$ MHz.

Treating channels A and B as a complex vector $I + I \times Q$ where I(t) = A(t) and Q(t) = B(t), the output of FMIX $I_{OUT}(t)$ and $Q_{OUT}(t)$ is:

$$\begin{split} I_{OUT}(t) &= (I_{IN}(t)cos(2\pi f_{NCO}t + \delta) - Q_{IN}(t)sin(2\pi f_{NCO}t + \delta)) \times 2^{(NCO_GAIN - 1)} \\ Q_{OUT}(t) &= (I_{IN}(t)sin(2\pi f_{NCO}t + \delta) + Q_{IN}(t)cos(2\pi f_{NCO}t + \delta)) \times 2^{(NCO_GAIN - 1)} \end{split}$$

Where t is the time since the last resetting of the NCO accumulator, δ is the initial accumulator value and NCO_GAIN, bit 6 in register CONFIG2, is either 0 or 1. δ is given by:

$$\delta = 2\pi \times \text{phase}/2^{16}$$
.

The maximum output amplitude of FMIX occurs if $I_{IN}(t)$ and $Q_{IN}(t)$ are simultaneously full scale amplitude and the sine and cosine arguments $2\pi f_{NCO}t + \delta = (2N-1) \times \pi/4$ (N = 1, 2, ...). With NCO_GAIN = 0, the gain through FMIX is sqrt(2)/2 or -3 dB. This loss in signal power is in most cases undesirable, and it is recommended that the gain function of the QMC block be used to increase the signal by 3 dB to 0 dBFS by setting qmca_gain and qmcb_gain each to 1446 (decimal).

With NCO_GAIN = 1, the gain through FMIX is sqrt(2) or +3 dB, which can cause clipping of the signal if $I_{IN}(t)$ and $Q_{IN}(t)$ are simultaneously near full scale amplitude and should therefore be used with caution.

Coarse Mixer (CMIX)

The coarse mixer block provides mixing capability at the DAC output rate with fixed frequencies of $F_S/2$ or $F_S/4$. The coarse mixer output phase sequence is selected by the cm_mode(3:0) bits in register CONFIG2 and is shown in Table 10.



Table 10. Coarse Mixer Sequences

cm_mode(3:0)	Mixing Mode	Sequence
00XX	No mixing	
0100	f _{DAC} /2	DAC A = {-A +A -A +A} DAC B = {-B +B -B +B}
0101	f _{DAC} /2	DAC A = {-A +A -A +A} DAC B = {+B -B +B -B}
0110	f _{DAC} /2	DAC A = {+A -A +A -A} DAC B = {-B +B -B +B}
0111	f _{DAC} /2	DAC A = {+A -A +A -A} DAC B = {+B -B +B -B}
1000	f _{DAC} /4	DAC A = {+A -B -A +B} DAC B = {+B +A -B -A}
1001	f _{DAC} /4	DAC A = {+A -B -A +B} DAC B = {-B -A +B +A}
1010	f _{DAC} /4	DAC A = {-A +B +A -B} DAC B = {+B +A -B -A}
1011	f _{DAC} /4	DAC A = {-A +B +A -B} DAC B = {-B -A +B +A}
1100	-f _{DAC} /4	DAC A = {+A +B -A -B} DAC B = {+B -A -B +A}
1101	-f _{DAC} /4	DAC A = {+A +B -A -B} DAC B = {-B +A +B -A}
1110	-f _{DAC} /4	DAC A = {-A -B +A +B} DAC B = {+B -A -B +A}
1111	-f _{DAC} /4	DAC A = {-A -B +A +B} DAC B = {-B +A +B -A}

The output of CMIX is complex. For a real output, either DACA or DACB can be used and the other DAC slept, the difference being the phase sequence.

Quadrature Modulator Correction (QMC)

The quadrature modulator correction (QMC) block provides a means for changing the phase balance of the complex signal to compensate for I and Q imbalance present in an analog quadrature modulator. The QMC block is limited in operation to a clock rate of 320 MSPS.

The block diagram for the QMC block is shown in Figure 41. The QMC block contains three programmable parameters. Registers qma_gain and qmb_gain control the I and Q path gains and are 11 bit values with a range of 0 to approximately 2. Note that the I and Q gain can also be controlled by setting the DAC full-scale output current (see below). Register qm_phase controls the phase imbalance between I and Q and is a 10-bit value with a range of -1/2 to approximately $\frac{1}{2}$.

LO feedthrough can be minimized by adjusting the DAC offset feature described below.

An example of sideband optimization using the QMC block and gain adjustment is shown in Figure 42. The QMC phase adjustment in combination with the DAC gain adjustment can reduce the unwanted sideband signal from ~40 dBc to > 65 dBc.

Note that mixing in the CMIX block after the QMC correction will destroy the I and Q phase compensation information from the QMC block.






Figure 41. QMC Block Diagram




Figure 42. Example of Sideband Optimization Using QMC Phase and Gain Adjustments

DAC Offset Control

Registers **qma_offset** and **qmb_offset** control the I and Q path offsets and are 13-bit values with a range of –4096 to 4095. The DAC offset value adds a digital offset to the digital data before digital-to-analog conversion. The **qma_gain** and **qmb_gain** registers can be used to backoff the signal before the offset to prevent saturation when the offset value is added to the digital signal.






Figure 43. DAC Offset Block

Analog DAC Gain

The full-scale DAC output current can be set by programming the **daca_gain** and **dacb_gain** registers. The DAC gain value controls the full-scale output current.

$$I_{\text{fullscale}} = \left\lceil \frac{16 \left(V_{\text{extio}}\right)}{R_{\text{BIAS}}} \times \frac{\text{GAINCODE} + 1}{16} \div \left(1 - \frac{\text{FINEGAIN}}{3072}\right) \right\rceil$$

where GAINCODE = daca_gain[11:8] or dacb_gain[11:8] is the coarse gain setting (0 to 15) and FINEGAIN = daca_gain[7:0] or dacb_gain[7:0] (-128 to 127) is the fine gain setting.

Clock Modes

In the DAC5687, the internal clocks (1x, 2x, 4x, and 8x as needed) for the logic, FIR interpolation filters, and DAC are derived from a clock at either the input data rate using an internal PLL (PLL clock mode) or DAC output sample rate (external clock mode). Power for the internal PLL blocks (PLLVDD and PLLGND) are separate from the other clock generation blocks power (CLKVDD and CLKGND), thus minimizing phase noise within the PLL.

The DAC5687 has three clock modes for generating the internal clocks (1x, 2x, 4x, and 8x as needed) for the logic, FIR interpolation filters, and DACs. The clock mode is set using the PLLVDD pin and **dual_clk** in register **CONFIG1**.

1. PLLVDD = 0 V and dual clk = 0: EXTERNAL CLOCK MODE

In EXTERNAL CLOCK MODE, the user provides a clock signal at the DAC output sample rate through CLK2/CLK2C. CLK1/CLK1C and the internal PLL are not used. LPF and CLK1/CLK1C pins can be left unconnected. The input data rate clock and interpolation rate are selected by the bits interp(1:0) in register CONFIG0 and is output through the PLLLOCK pin. The PLLLOCK clock can be used to drive the input data source (such as digital upconverter) that sends the data to the DAC. Note that the PLLLOCK delay relative to the input CLK2 rising edge ($t_{d(PLLLOCK)}$) in Figure 44 and Figure 45) increases with increasing loads. The input data is latched on either the rising ($inv_plllock = 0$) or falling edge ($inv_plllock = 1$) of PLLLOCK, which is sensed internally at the output pin.






Figure 44. Dual Bus Mode Timing Diagram for External Clock Mode (PLLLOCK Rising Edge)




Figure 45. Dual Bus Mode Timing Diagram for External Clock Mode (PLLLOCK Falling Edge)

2. PLLVDD = 3.3 V (dual_clk can be 0 or 1 and is ignored): PLL CLOCK MODE

In PLL CLOCK MODE, you drive the DAC at the input sample rate (unless the data is mux'd) through CLK1/CLK1C. CLK2/CLK2C is not used. In this case, there is no phase ambiguity on the clock. The DAC generates the higher speed DAC sample rate clock using an internal PLL/VCO. In PLL clock mode, the user provides a differential external reference clock on CLK1/CLK1C.

A type four phase-frequency detector (PFD) in the internal PLL compares this reference clock to a feedback clock and drives the PLL to maintain synchronization between the two clocks. The feedback clock is generated by dividing the VCO output by 1x, 2x, 4x, or 8x as selected by the prescaler (div[1:0]). The output of the prescaler is the DAC sample rate clock and is divided down to generate clocks at \div 2, \div 4, and \div 8. The feedback clock is selected by the registers sel(1:0), which is fed back to the PFD for synchronization to the input clock. The feedback clock is also used for the data input rate, so the ratio of DAC output clock to feedback clock sets the interpolation rate of the DAC5687. The PLLLOCK pin is an output indicating when the PLL has achieved lock. An external RC low-pass PLL filter is provided by the user at pin LPF. See the Low-Pass Filter section for filter setting calculations. This is the only mode where the LPF filter applies.






Figure 46. Dual Bus Mode Timing Diagram (PLL Mode)




Figure 47. Clock Generation Architecture in PLL Mode

Power for the internal PLL blocks (PLLVDD and PLLGND) are separate from the other clock generation blocks power (CLKVDD and CLKGND), thus minimizing PLL phase noise.

3) PLLVDD = 0 V and dual_clk = 1: DUAL CLOCK MODE

In DUAL CLOCK MODE, the DAC is driven at the DAC sample rate through CLK2/CLK2C and the input data rate through CLK1/CLK1C. There are two options in dual clock mode: with FIFO ($inv_plllock$ set) and without FIFO ($inv_plllock$ clear). If the FIFO is not used, the CLK1/CLK1C input is used to set the phase of the internal clock divider. In this case, the edges of CLK1 and CLK2 must be aligned to within $\pm t_{align}$ (Figure 48), defined as



$$t_{align} = \frac{1}{2f_{CLK2}} - 0.5 \text{ ns}$$

where f_{CLK2} is the clock frequency at CLK2. For example, $t_{align} = 0.5$ ns at $f_{CLK2} = 500$ MHz and 1.5 ns at $f_{CLK2} = 250$ MHz.

If the FIFO is enabled (inv_plllock set) in dual clock mode, then CLK1 is only used as an input latch (Figure 49) and is independent from the internal divided clock generated from CLK2/CLK2C and there is no alignment specification. However, the FIFO needs to be synchronized by one of the methods listed in SYNC_CNTL register and the latency of the DAC can be up to one clock cycle different depending on the phase relationship between CLK1 and the internally divided clock.




Figure 48. Dual Clock Mode Without FIFO




Figure 49. Dual Clock Mode With FIFO

The CDC7005 from Texas Instruments is recommended for providing phase aligned clocks at different frequencies for this application.

Input FIFO

In DAC clock mode, where the DAC5687 is clocked at the DAC update rate, the DAC5687 has an optional input FIFO that allows latching of DA[15:0], DB[15:0] and PHSTR based on a user provided CLK1/CLK1C input or the input data rate clock provided to the PLLLOCK pin. The FIFO can be bypassed by setting register **fifo_bypass** in **CONFIGO** to 1.

The input interface FIFO incorporates a four sample register file, an input pointer, and an output pointer. Initialization of the FIFO pointers can be programmed to one of seven different sources.






Figure 50. DAC5687 Input FIFO Logic

Initialization of the FIFO block involves selecting and asserting a synchronization source. Initialization causes the input and output pointers to be forced to an offset of 2; the input pointer will be forced to the in_sel_a state while the output pointer will be forced to the sel_q_c state. This initialization of the input and output pointers can cause discontinuities in a data stream and should therefore be handled at startup.

Table 11. Synchronization Source Selection

sync_fifo (2:0)	Synchronization Source		
000	txenable pin		
001	phstr pin		
010	qflag pin		
011	db(15)		
100	da(15) first transition (one shot)		
101	sync now with SIF write (always on)		
110	sync source disabled (always off)		
111	sync now with SIF write (always on)		



All possible sync sources are registered with clk_in and then passed through a synchronous rising edge detector.




Figure 51. DAC5687 FIFO Synchronization Source Logic

For example, if TXENABLE is selected as the sync source, a low-to-high transition on the TXENABLE pin causes the pointers to be initialized.

Once initialized, the FIFO input pointer advances using clk_in and the output pointer advances using clk_out, providing an *elastic* buffering effect. The phase relationship between clk_in and clk_out can wander or drift until the output pointer overruns the input pointer or vice versa.

Even/Odd Input Mode

The DAC5687 has a double data rate input mode that allows both input ports to be used to multiplex data onto one DAC channel (A). In the Even/Odd mode, the FIR3 filter can be used to interpolate the data by 2x. The even/odd input mode is enabled by setting **half_rate** in **CONFIG3**. The maximum input rate for each port is 250 MSPS, for a combined rate of 500 MSPS.

Synchronization

The DAC5687 has several digital circuits that can be synchronized to a known state. The circuits that can be synchronized are the fine mixer (NCO), coarse mixer (fixed fs/2 or fs/4 mixer), the FIFO input and output pointers, and the internal clock divider.



Clock			terface Regis	ster Bits	DA, DB,	Description	
Mode	Pin	fifo_bypass	dual_clk	inv_plllock	PHSTR, and TXENABLE Latch		
Single External	0 V	1	0	0	PLLLOCK rising edge	Signal at the PLLLOCK output pin is used to clock the PHSTR signal into the chip. The PLLLOCK output	
Clock without FIFO				1	PLLLOCK falling edge	clock is generated by dividing the CLK2/CLK2C input signal by the programmed interpolation and interface settings.	
Single External	0 V	0	0	0	PLLLOCK rising edge	Signal at the PLLLOCK output pin is used to clock the PHSTR signal into the chip. The PLLLOCK output	
Clock with FIFO				1	PLLLOCK falling edge	clock is generated by dividing the CLK2/CLK2C input signal by the programmed interpolation and interface settings. Enabling the FIFO allows the chip to function with large loads on the PLLLOCK output pin at high input rates. The FIFO must be initialized first in this mode.	
Dual External Clock without FIFO	0 V	1	1	0	CLK1/CLK1C	The CLK1/CLK1C input signal is used to clock in the PHSTR signal. CLK1/CLK1C and CLK2/CLK2C are both input to the chip and the phase relationship must be tightly controlled	
Dual External Clock with FIFO	0 V	0	1	1	CLK1/CLK1C	The CLK1/CLK1C input signal is used to clock in the PHSTR signal. CLK1/CLK1C and CLK2/CLK2C are both input to the chip, but no phase relationship is required. The FIFO input circuits are used to manage the clock domain transfers. The FIFO must be initialized in this mode.	
PLL Enabled	3.3 V	1	0	0	CLK1/CLK1C	The CLK1/CLK1C input signal is used to clock in the PHSTR signal. The FIFO must be bypassed when the PLL is enabled.	

NCO Synchronization

The phase accumulator in the NCO block (see the Fine Mixer (FMIX) section and Figure 40 for a description of the NCO) can be synchronously reset when PHSTR is asserted. The PHSTR signal passes through the input FIFO block, using the input clock associated with the clocking mode. If the FIFO is enabled, there can be some uncertainty in the exact instant the PHSTR synchronization signal arrives at the NCO accumulator due to the elastic capabilities of the FIFO. For example, in dual-clock mode with the FIFO enabled, the internal clock generator divides down the CLK2/CLK2C input signal to generate the FIFO output clock. The phase of this generated clock will be unknown externally, resulting in an uncertainty of the exact PHSTR instant of as much as a few input clock cycles.




Figure 52. Logic Path for PHSTR Synchronization Signal to NCO



The serial interface includes a **sync_nco** bit in register **SYNC_CNTL**, which needs to be set for the PHSTR input signal to initialize the phase accumulator.

The NCO uses a rising edge detector to perform the synchronous reset of the phase accumulator. Due to the pipelined nature of the NCO, the latency from the phstr sync signal at the FIFO output to the instant the phase accumulator is cleared is 13 f_{NCO} clock cycles ($f_{NCO} = f_{DAC}$ in X4 mode, $f_{NCO} = f_{DAC}/2$ in X2, X4L, and X8 modes). In 2x interpolation mode with the inverse sinc filter disabled, overall latency from PHSTR input to DAC output is ~100 input clock cycles.




Figure 53. NCO Phase Accumulator Reset Synchronization Timing

Coarse Mixer (CMIX) Synchronization

The coarse mixer implements the $f_{DAC}/2$ and $f_{DAC}/4$ (and $-f_{DAC}/4$) fixed complex mixing operation using simple complements of the datapath signals to create the proper sequences. The sequences are controlled using a simple counter and this counter can be synchronously reset using the PHSTR signal.

Similar to the NCO, the PHSTR signal used by the coarse mixer is from the FIFO output. This introduces the same uncertainty effect due to the FIFO input to output pointer relationship. Bypassing the FIFO and using the dual external clock mode without FIFO eliminates this uncertainty for systems using multiple DAC5687 devices when this cannot be tolerated. Using the internal PLL, as with the NCO, allows the complete control and synchronization of the coarse mixer.






Figure 54. Logic Path for PHSTR Synchronization Signal to CMIX Reset

To enable the PHSTR synchronous reset, the serial interface bit **sync_cm** in register **SYNC_CNTL** must be set. The coarse mixer sequence counter will be held reset when PHSTR is low and operates when PHSTR is high.




Figure 55. CMIX Reset Synchronization Timing

In addition to the reset function provided by the PHSTR signal, the **phstr_del(1:0)** bits in register **ATEST** allow the user to select the initial (reset) state. Changing the cm_mode lower 2 bits produces the same phase shift results.

Table 13. Initial State of CMIX After Reset

Fix Mix Selection	phstr_del(1:0)	Initial State at PHSTR
f _S /2	00 and 10	Normal
f _S /2	01 and 11	180 degree shift
f _S /4	00	Normal
f _S /4	01	90 degree shift



Table 13. Initial State of CMIX After Reset (continued)

Fix Mix Selecti	on phstr_del(1:0)	Initial State at PHSTR
f _S 4	10	180 degree shift
f _S /4	11	270 degree shift

Input Clock Synchronization of Multiple DAC5687s

For applications where multiple DAC5687 chips are used, clock synchronization is best achieved by using dual-clock mode with the FIFO disabled or the PLL-clock mode. In the dual-clock mode with FIFO disabled, an appropriate clock PLL such as the CDC7005 is required to provide the DAC and input rate clocks that meet the skew requirement **t_align** (see Figure 48). An example for synchronizing multiple DAC5687 devices in dual clock mode with two CDC7005 is shown in Figure 56. When using the internal PLL-clock mode, synchronization of multiple using PHSTR is completely deterministic due to the phase/frequency detector in the PLL feedback loop. All chips using the same CLK1/CLK1C input clock will have identical internal clocking phases.




Figure 56. Block Diagram for Clock Synchronization of Multiple DAC5687 Devices in Dual-Clock Mode

Reference Operation

The DAC5687 comprises a bandgap reference and control amplifier for biasing the full-scale output current. The full-scale output current is set by applying an external resistor RBIAS to pin BIASJ. The bias current IBIAS through resistor RBIAS is defined by the on-chip bandgap reference voltage and control amplifier. The full-scale output current equals 16 times this bias current. The full-scale output current IOUTFS can thus be expressed as:

$$IOUT_{FS} = 16 \times I_{BIAS} = 16 \times V_{EXTIO} / R_{BIAS}$$

where V_{EXTIO} is the voltage at terminal EXTIO. The bandgap reference voltage delivers an accurate voltage of 1.2 V. This reference is active when terminal EXTLO is connected to AGND. An external decoupling capacitor C_{EXT} of 0.1 μF should be connected externally to terminal EXTIO for compensation. The bandgap reference can additionally be used for external reference operation. In that case, an external buffer with high impedance input should be applied in order to limit the bandgap load current to a maximum of 100 nA. The internal reference can be disabled and overridden by an external reference by connecting EXTLO to AVDD. Capacitor C_{EXT} may hence be omitted. Terminal EXTIO thus serves as either input or output node.



The full-scale output current can be adjusted from 20 mA down to 2 mA by varying resistor R_{BIAS} or changing the externally applied reference voltage. The internal control amplifier has a wide input range, supporting the full-scale output current range of 20 mA.

DAC Transfer Function

The CMOS DAC's consist of a segmented array of NMOS current sinks, capable of sinking a full-scale output current up to 20 mA. Differential current switches direct the current of each current source through either one of the complementary output nodes IOUT1 or IOUT2. Complementary output currents enable differential operation, thus canceling out common mode noise sources (digital feed-through, on-chip and PCB noise), dc offsets, even order distortion components, and increasing signal output power by a factor of two.

The full-scale output current is set using external resistor R_{BIAS} in combination with an on-chip bandgap-voltage reference source (1.2 V) and control amplifier. Current I_{BIAS} through resistor R_{BIAS} is mirrored internally to provide a full-scale output current equal to 16 times IBIAS. The full-scale current IOUT_{FS} can be adjusted from 20 mA down to 2 mA.

The relation between IOUT1 and IOUT2 can be expressed as:

$$IOUT1 = -IOUT_{FS} - IOUT2$$

We denote current flowing into a node as negative current and current flowing out of a node as positive current. Since the output stage is a current sink the current can only flow from AVDD into the IOUT1 and IOUT2 pins. If IOUT2 = -5 mA and IO(FS) = 20 mA then:

$$IOUT1 = -20 - (-5) = -15 \text{ mA}$$

The output current flow in each pin driving a resistive load can be expressed as:

```
IOUT1 = IOUT<sub>FS</sub> × CODE / 65536
IOUT2 = IOUT<sub>FS</sub> × (65535 - CODE) / 65536
```

where CODE is the decimal representation of the DAC data input word.

For the case where IOUT1 and IOUT2 drive resistor loads R_L directly, this translates into single ended voltages at IOUT1 and IOUT2:

```
VOUT1 = AVDD - I IOUT1 I \times R_L
VOUT2 = AVDD - I IOUT2 I \times R_I
```

Assuming that the data is full scale (65535 in offset binary notation) and the R_L is 25 Ω , the differential voltage between pins IOUT1 and IOUT2 can be expressed as:

```
VOUT1 = AVDD - I -20 mA I \times 25 \Omega = 2.8 V VOUT2 = AVDD - I -0 mA I \times 25 \Omega = 3.3 V VDIFF = VOUT1 - VOUT2 = 0.5 V
```

Note that care should be taken not to exceed the compliance voltages at node IOUT1 and IOUT2, which would lead to increased signal distortion.

Analog Current Outputs

Figure 57 shows a simplified schematic of the current source array output with corresponding switches. Differential switches direct the current of each individual NMOS current source to either the positive output node IOUT1 or its complementary negative output node IOUT2. The output impedance is determined by the stack of the current sources and differential switches, and is typically >300 k Ω in parallel with an output capacitance of 5 pF.

The external output resistors are referred to an external ground. The minimum output compliance at nodes IOUT1 and IOUT2 is limited to AVDD – 0.5 V, determined by the CMOS process. Beyond this value, transistor breakdown may occur resulting in reduced reliability of the DAC5687 device. The maximum output compliance voltage at nodes IOUT1 and IOUT2 equals AVDD + 0.5 V. Exceeding the minimum output compliance voltage adversely affects distortion performance and integral non-linearity. The optimum distortion performance for a single-ended or differential output is achieved when the maximum full-scale signal at IOUT1 and IOUT2 does not exceed 0.5 V.






Figure 57. Equivalent Analog Current Output

The DAC5687 can be easily configured to drive a doubly terminated $50-\Omega$ cable using a properly selected RF transformer. Figure 58 and Figure 59 show the $50-\Omega$ doubly terminated transformer configuration with 1:1 and 4:1 impedance ratio, respectively. Note that the center tap of the primary input of the transformer has to be connected to AVDD to enable a dc-current flow. Applying a 20-mA full-scale output current would lead to a 0.5 V_{PP} for a 1:1 transformer and a 1- V_{PP} output for a 4:1 transformer. The low dc impedance between the IOUT1 or IOUT2 and the transformer center tap sets the center of the ac-signal at AVDD, so the 1- V_{PP} output for the 4:1 transformer results in an output between AVDD + 0.5 V and AVDD – 0.5 V.




Figure 58. Driving a Doubly Terminated 50- Ω Cable Using a 1:1 Impedance Ratio Transformer






Figure 59. Driving a Doubly Terminated 50- Ω Cable Using a 4:1 Impedance Ratio Transformer

Combined Output Termination

The DAC5687 DAC A and DAC B outputs can be summed together as shown in Figure 60 to provide a 40-mA full-scale output for increased output power.




Figure 60. Combined Output Termination Using a 1:1 Impedance Ratio Transformer into 50-Ω Load

For the case where the digital codes for the two DACs are identical, the termination results in a full scale swing of 2 V_{PP} into the 50- Ω load, or 10 dBm. This is 6 dB higher than the 4:1 output termination recommended for a single DAC output.

There are two methods to produce identical DAC codes. In modes where there is mixing between digital channels A and B, i.e., when channels A and B are isolated, the identical data can be sent to both input ports to produce identical DAC codes. Channels A and B are isolated when FMIX is disabled, the QMC is disabled or enabled with QMC phase register set to 0, and CMIX is disabled or set to $f_{DAC}/2$. Note that frequency upconversion is still possible using the high-pass filter setting and CMIX $f_{DAC}/2$.

Alternatively, by applying the input data on one input port only and setting the other input port to mid-scale (zero), the NCO can be used to duplicate the output of the active input channel in the other channel by setting the frequency to zero, phase to 8192 and NCO_GAIN = 1 and QMC gain = 1446. Assuming I(t) is the wanted signal and Q(t) = 0, this is demonstrated by the simplification of the NCO equations in the Fine Mixer (FMIX) section:

$$I_{OUT}(t) = (I_{IN}(t) cos(2\pi \times 0 \times t + \pi/4) - 0 \times sin((2\pi \times 0 \times t + \pi/4)) \times 2^{(1 - 1)} = I_{IN}(t) cos(\pi/4) = I_{IN}(t)/2^{1/2} + I_{IN}(t)/2$$



 $Q_{OUT}(t) = (I_{IN}(t)\sin(2\pi \times 0 \times t + \pi/4) + 0 \times \cos(2\pi \times 0 \times t + \pi/4)) \times 2^{(1-1)} = I_{IN}(t)\sin(\pi/4) = I_{IN}(t)/2^{1/2}$

Applying the QMC gain of 1446, equivalent to $2^{\frac{1}{2}}$, increases the signal back to unity gain through the FMIX and the QMC blocks.

Note that with this termination, the DAC side of the transformer is not $50-\Omega$ terminated and, therefore, may result in reflections when used with a cable output.

Digital Inputs

Figure 61 shows a schematic of the equivalent CMOS digital inputs of the DAC5687. DA[0..15], DB[0..15], SLEEP, PHSTR, TXENABLE, QFLAG, SDIO, SCLK, and SDENB have pulldown resistors and RESETB has a pullup resistor internal to the DAC5687. See the specification table for logic thresholds.




Figure 61. CMOS/TTL Digital Equivalent Input

Clock Inputs

Figure 62 shows an equivalent circuit for the clock input.




Figure 62. Clock Input Equivalent Circuit

Figure 63, Figure 64, and Figure 65 show various input configurations for driving the differential clock input (CLK/CLKC).






Figure 63. Preferred Clock Input Configuration




Figure 64. Driving the DAC5687 With a Single-Ended TTL/CMOS Clock Source




Figure 65. Driving the DAC5687 With Differential ECL/PECL Clock Source

Power Up Sequence

In all conditions, bring up DVDD first. If PLLVDD is powered (PLL on), CLKVDD should be powered before or simultaneously with PLLVDD. AVDD, CLKVDD, and IOVDD can be powered simultaneously or in any order. Within AVDD, the multiple AVDD pins should be powered simultaneously.



There are no specific requirements on the ramp rate for the supplies.

Sleep Mode

The DAC5687 features a power-down mode that turns off the output current and reduces the supply current to less than 5 mA over the supply range of 3 V to 3.6 V and temperature range. The power-down mode is activated by applying a logic level 1 to the SLEEP pin (e.g., by connecting pin SLEEP to AVDD). An internal pulldown circuit at node SLEEP ensures that the DAC5687 is enabled if the input is left disconnected. Power-up and power-down activation times depend on the value of external capacitor at node EXTIO. For a nominal capacitor value of 0.1-µF, power down takes less than 5 µs and approximately 3 ms to power back up.

Application Information

Designing the PLL Loop Filter

Table 14. Optimum DAC5687 PLL Settings

f _{DAC} (MHZ)	pll_freq	pll_kv	pll_div (1:0)	f _{VCO} / f _{DAC}	Estimated G _{VCO} (MHz/V)
25 to 28.125	0	1	11	8	380
28.125 to 46.25	0	0	11	8	250
46.25 to 60	0	1	11	8	300
60 to 61.875	1	0	11	8	130
61.875 to 65	1	1	11	8	225
65 to 92.5	0	0	10	4	250
92.5 to 120	0	1	10	4	300
120 to 123.75	1	0	10	4	130
123.75 to 130	1	1	10	4	225
130 to 185	0	0	01	2	250
185 to 240	0	1	01	2	300
240 to 247.5	1	0	01	2	130
247.5 to 260	1	1	01	2	225
260 to 370	0	0	00	1	250
370 to 480	0	1	00	1	300
480 to 495	1	0	00	1	130
495 to 520	1	1	00	1	225

The optimized DAC5687 PLL settings based on the VCO frequency MIN and MAX values (see the digital specifications) as a function of f_{DAC} are listed in Table 14. To minimize phase noise at a given f_{DAC} , pll_freq , pll_kv , and the pll_div have been chosen so G_{VCO} is minimized and within the MIN and MAX frequency for a given setting.

For example, if $f_{DAC} = 245.76$ MHz, **pll_freq** is set to 1, **pll_kv** is set to 0 and pll_div(1:0) is set to 01 (divide by 2) to lock the VCO at 491.52 MHz.

The external loop filter components C1, C2, and R1 are set by the G_{VCO} , $N = f_{VCO}/f_{DATA} = f_{VCO} \times 1$ Interpolation/ f_{DAC} , the loop phase margin ϕ_d and the loop bandwidth ω_d . Except for applications where abrupt clock frequency changes require a fast PLL lock time, it is suggested that ω_d be set to at least 80 degrees for stable locking and suppression of the phase noise side lobes. Phase margins of 60 degrees or less can be sensitive to board layout and decoupling details.

C1, C2, and R1 are then calculated by the following equations



where.

$$\tau 1 = \frac{K_d K_{VCO}}{\omega_d^2} \left(\tan \varphi_d + \sec \varphi_d \right) \qquad \tau 2 = \frac{1}{\omega_d \left(\tan \varphi_d + \sec \varphi_d \right)} \qquad \tau 3 = \frac{\tan \varphi_d + \sec \varphi_d}{\omega_d} \tag{2}$$

and

charge pump current: iqp = 1 mA vco gain: $K_{VCO} = 2\pi x G_{VCO}$ rad/V FVCO/FDATA: N = {2, 4, 8, 16, 32}

phase detector gain: $K_d = iqp \times (2 \times N) - 1$ A/rad

An Excel spreadsheet is provided by Texas Instruments for automatically calculating the values for C1, C2, and R

Completing the example given above with:

Parameter	Value	Units
G _{VCO}	1.30E+02	MHz/V
ωd	0.50E+00	MHz
N	4	
φd	80	Degrees

The component values are:

C1 (F)	C2 (F)	R (Ω)
3.74E-08	2.88E-10	9.74E+01

As the PLL characteristics are not sensitive to these components, the closest 20% tolerance capacitor and 1% tolerance resistor values can be used. If the calculation results in a negative value for C2 or an unrealistically large value for C1, then the phase margin may need to be reduced slightly.

DAC5687 Passive Interface-to-Analog Quadrature Modulators

The DAC5687 has a maximum 20-mA full-scale output and a compliance range of AVDD ± 0.5 V. The TRF3701 or TRF3702 analog quadrature modulators (AQM) require a common-mode of approximately 3.7 V and 1.5 V to 2-V_{PP} differential swing. A resistive network as shown in Figure 66 can be used to translate the common mode voltage between the DAC5687 and TRF3701 or TRF3702. The voltage at the DAC output pins for a full-scale sine wave is centered at approximately AVDD with a 1-V_{PP} single ended (2-V_{PP} differential). The voltage at the TRF3701/2 input pins is centered at 3.7 V and swings 0.76-V_{PP} single ended (1.56-V_{PP} differential), or 2.4 dB of insertion loss.






Figure 66. DAC5687 Passive Interface to TRF3701/2 Analog Quadrature Modulator

Changing the voltage levels and resistor values enable other common-mode voltages at the analog quadrature modulator input. For example, the network shown in Figure 67 can produce a 1.5-V common mode at the analog quadrature modulator input, with a 0.78-V_{PP} single-ended swing (1.56-V_{PP} differential swing), or 0.2-dB insertion loss.




Figure 67. DAC5687 Passive Interface With 1.5-V Common Mode at AQM Input

Non-Harmonic Clock-Related Spurious Signals

In interpolating DACs, imperfect isolation between the digital and DAC clock circuits generate spurious signals at frequencies related to the DAC clock rate. The digital interpolation filters in these DACs run at sub-harmonic frequencies of the output rate clock, where these frequencies are $f_{DAC}/2^N$, N=1-3. For example, for X2 mode there is only one interpolation filter running at $f_{DAC}/2$; for X4 and X4L modes, on the other hand, there are two interpolation filters running at $f_{DAC}/2$ and $f_{DAC}/2$. In X8 mode, there are three interpolation filters running at $f_{DAC}/2$, $f_{DAC}/4$, and $f_{DAC}/8$. These lower-speed clocks for the interpolation filter mix with the DAC clock circuit and create spurious images of the wanted signal and second Nyquist-zone image at offsets of $f_{DAC}/2^N$.



To calculate the non-harmonic clock related spurious signals for a particular condition, we first determine the location of the spurious signals and then the amplitude.

Location of the Spurious Signals

The location of the spurious signals is determined by the DAC5687 output frequency (f_{SIG}) and whether the output is used as a dual output complex signal to be fed to an analog quadrature modulator (AQM) or as a real IF signal from a single DAC output.

Figure 68 shows the location of spurious signals for X2 mode as a function of f_{SIG}/f_{DAC} . For complex outputs, the spurious frequencies cover a range of $-0.5 \times f_{DAC}$ to $0.5 \times f_{DAC}$, with the negative complex frequency indicating that the spurious signal will fall in the opposite sideband at the output of the QAM from the wanted signal. For the real output, the phase information for the spurious signal is lost, and therefore what was a negative frequency for the complex output is a positive frequency for a real output.

For the X2 mode, there is one spurious frequency with an absolute frequency less than $0.5 \times f_{DAC}$. For a complex output in X2 mode, the spurious signal will always be offset $f_{DAC}/2$ from the wanted signal at $f_{SIG}-f_{DAC}/2$. For a real output, as f_{SIG} approaches $f_{DAC}/4$, the spurious signal frequency falls at $f_{DAC}/2-f_{SIG}$, which will also approach $f_{DAC}/4$.




Figure 68. Frequency of Clock Mixing Spurious Images in X2 Mode

Figure 69 shows the location of spurious signals for X4 and X4L mode as a function of f_{SIG}/f_{DAC} . The addition of the $f_{DAC}/4$ clock frequency for the first interpolation filter creates three new spurious signals. For a complex output, the nearest spurious signals are $f_{DAC}/4$ offset from f_{SIG} . For a real output, the signal due to $f_{SIG}-f_{DAC}/4$ and $f_{SIG}-f_{DAC}\times 3/4$ falls in band as f_{SIG} approaches $f_{DAC}/8$ and $f_{DAC}\times 3/8$. This creates optimum real output frequencies $f_{SIG}=f_{DAC}\times N/16$ (N = 1, 3, 5, and 7), where the minimum spurious product offset from f_{SIG} is $f_{DAC}/8$.






Figure 69. Frequency of Clock Mixing Spurious Images in X4 and X4L Modes

Figure 70 shows the location of spurious signals for X8 mode as a function of f_{SIG}/f_{DAC} . The addition of the $f_{DAC}/8$ clock frequency for the first interpolation filter creates four new spurious signals. For a complex output, the nearest spurious signals are $f_{DAC}/8$ offset from f_{SIG} . For a real output, the optimum real output frequencies $f_{SIG} = f_{DAC} \times N/16$ (N = 3 and 5), where the minimum spurious product offset from f_{SIG} is $f_{DAC}/8$.




Figure 70. Frequency of Clock Mixing Spurious Images in X4 and X4L Modes

Amplitude of the Spurious Signals

The spurious signal amplitude is sensitive to factors such as temperature, voltage, and process. Typical worst case estimates to account for the variation over these factors are provided below as design guidelines.



Figure 71 and Figure 72 show the typical worst case spurious signal amplitudes vs f_{DAC} for a signal frequency $f_{SIG} = 11 \times f_{DAC}/32$ in each mode for PLL on (PLL clock mode) and PLL off (external and dual clock modes). Each spurious signal $(f_{DAC}/2, f_{DAC}/4)$ and $f_{DAC}/8$ has its own curve. The spurious signal amplitudes can then be adjusted for the exact signal frequency f_{SIG} by applying the amplitude adjustment factor shown in Figure 73. The amplitude adjustment factor is the same for each spurious signal $(f_{DAC}/2, f_{DAC}/4, \text{ and } f_{DAC}/8)$ and is normalize for $f_{SIG} = 11 \times f_{DAC}/32$.




Figure 71. Clock Related Spurious Signal Amplitude With PLL Off for f_{SIG} = 11 \times f_{DAC} / 32






Figure 72. Clock Related Spurious Signal Amplitude With PLL On for f_{SIG} = 11 $\times\,f_{\text{DAC}}$ / 32






Figure 73. Amplitude Adjustment Factor for f_{SIG}

The steps for calculating the non-harmonic spurious signals are:

- 1. Find the spurious signal frequencies for the appropriate mode from Figure 68, Figure 69, or Figure 70.
- 2. Find the amplitude for each spurious frequency for the appropriate mode from Figure 71 or Figure 72.
- 3. Adjust the amplitude of the spurious signals for f_{SIG} using the adjustment factor in Figure 73.

Consider Example 1 with the following conditions:

- 1. X4 Mode
- 2. PLL off
- 3. Complex output
- 4. $f_{DAC} = 500 \text{ MHz}$
- 5. $f_{SIG} = 160 \text{ MHz} = 0.32 \times f_{DAC}$

First, the location of the spurious signals is found for the X4 complex output in Figure 69(a). Three spurious signals are present in the range $-0.5 \times f_{DAC}$ to $0.5 \times f_{DAC}$: two from $f_{DAC}/4$ (35 MHz and -215 MHz) and one from $f_{DAC}/2$ (-90 MHz). Consulting Figure 71, the raw amplitudes for $f_{DAC}/2$ and $f_{DAC}/4$ are 60 and 58 dBc, respectively. From Figure 73, the amplitude adjustment factor for $f_{SIG} = 0.32 \times f_{DAC}$ is estimated at \sim 1 dB and so the $f_{DAC}/2$ and $f_{DAC}/4$ are adjusted to 61 and 59 dBc.

Table 15. Example 1 for Calculating Spurious Signals

Spurious Signal	Frequency/f _{DAC}	Frequency (MHz)	Raw Amplitude (dBc)	Adjusted Amplitude (dBc)		
f _{DAC} /4	0.7	35	58	59		
f _{DAC} /2	-0.18	-90	60	61		
f _{DAC} /4	-0.43	-215	58	59		

Now consider Example 2 with the following conditions:

- 1. X2 Mode
- 2. PLL on
- 3. Real output
- 4. $f_{DAC} = 400 \text{ MHz}$
- 5. $f_{SIG} = 70 \text{ MHz} = 0.175 \times f_{DAC}$



First, the location of the spurious signals is found for the X2 real output in Figure 68(b). One spurious signals is present in the range 0 to $0.5 \times f_{DAC}$ at $0.325 \times f_{DAC}$ (see Table 16). Consulting Figure 72(a), the raw amplitude for $f_{DAC}/2$ is 47 dBc. From Figure 73, the amplitude adjustment factor for $f_{SIG} = 0.175 \times f_{DAC}$ is estimated at \sim 6 dB, and so the $f_{DAC}/2$ and $f_{DAC}/4$ is adjusted to 53 dBc.

Table 16. Example # 2 for Calculating Spurious Signals

Spurious Signal	Frequency/f _{DAC}	Frequency (MHz)	Raw Amplitude (dBc)	Adjusted Amplitude (dBc)		
f _{DAC} /2	0.325	130	47	53		

Schematic and Layout Recommendations

The DAC5687 clock is sensitive to fast transitions of input data on pins DA0, DA1, and DA2 (55, 54, and 53) due to coupling to DVDD pin 56. The noise-like spectral energy of the DA[0–2] couples into the DAC clock, resulting in increased jitter. This significantly improves by using a $10-\Omega$ resistor between DVDD and pin 56 in addition to 10-pF capacitor to DGND, as implemented on the DAC5687EVM (see the DAC5687 EVM user's guide, TI literature number SLWU017). Pin 56 draws only approximately 2 mA of current and the 0.02-V voltage drop across the resistor is acceptable for DVDD voltages within the MINIMUM and MAXIMUM specifications. It is also recommended that the transition rate of the input lines be slowed by inserting series resistors near the data source. The optimized value of the series resistor depends on the capacitance of the trace between the series resistor and DAC5687 input pin. For a 2 inch to 3 inch trace, a $22-\Omega$ to $47-\Omega$ resistor would be recommended.

The effect of DAC clock jitter on the DAC output signal is worse for signals at higher signal frequencies. For low IF (< 75 MHz) or baseband signals, there is little degradation of the output signal. However, for high IF (> 75 MHz) the DAC clock jitter may result in an elevated noise floor, which often appears as broad humps in the DAC output spectrum. It is recommended for signals above 75 MHz that the inputs to DAO and DA1, which are the two LSBs if input DA[0–15] is not reversed, not be connected to input data to prevent coupling to the DAC rate clock. The decrease in resolution to 14-bits and increase in quantization noise will not significantly affect the DAC5687 SNR for signals > 75 MHz.

Application Examples

Application Example: Real IF Radio

An system example of the DAC5687 used for a flexible real IF radio is shown in Figure 74. A complex baseband input to the DAC would be generated by a digital upconverter such as Texas Instruments GC4116, GC5016, or GC5316. The DAC5687 would be used to increase the data rate through interpolation and flexibly place the output signal using the FMIX and/or CMIX blocks. Although the DAC5687 X4 mode is shown, any of the modes (x2, x4L, or x8) would be appropriate.






Figure 74. System Diagram of a Real IF System Using the DAC5687

With the DAC5687 in external clock mode, a low phase noise clock for the DAC5687 at the DAC sample rate would be generated by a VCXO and PLL such as Texas Instruments CDC7005, which can also provide other system clocks at the VCXO frequency divided by 2^{-n} (n = 0 to 4). In this mode, the DAC5687 PLLLOCK pin output would typically be used to clock the digital upconverter. With the DAC in PLL clock mode, the same input rate clock would be used for the DAC clock and digital upconverter and the DAC internal PLL/VCO would generate the DAC sample rate clock. Note that the internal PLL/VCO phase noise may degrade the quality of the DAC output signal, and will also have higher non-harmonic clock-related spurious signals (see the Non-Harmonic Clock Related Spurious Signals section).

Either DACA or DACB outputs can be used (with the other DAC put into sleep mode) and would typically be terminated with a transformer (see the *Analog Current Output* section). An IF filter, either LC or SAW, is used to suppress the DAC Nyquist zone images and other spurious signals before being mixed to RF with a mixer.

An alternative architecture uses the DAC5687 in a dual-channel mode to create a dual-channel system with real IF input and output. This would be used for narrower signal bandwidth and at the expense of less output frequency placement flexibility (see Figure 75). Frequency upconversion can be accomplished by using the high-pass filter and CMIX $f_{DAC}/2$ mixing features.






Figure 75. System Diagram of a Dual Channel Real IF Radio

The outputs of multiple DAC5687s can be phase synchronized for multiple antenna/beamforming applications.

Application Example: Complex IF to RF Conversion Radio

An alternative to a real IF system is to use a complex IF DAC output with analog quadrature modulator, as shown in Figure 76. The same complex baseband input as the real IF system in Figure 74 is used. The DAC5687 would be used to increase the data rate through interpolation and flexibly place the output signal using the FMIX and/or CMIX blocks. Although the DAC5687 X4 mode is shown, any of the modes (x2, x4L, or x8) would be appropriate.




Figure 76. Complex IF System Using the DAC5687 in X4L Mode

Instead of only using one DAC5687 output as for the real IF output, both DAC5687 outputs are used for a complex IF Hilbert transform pair.

The DAC5687 outputs can be expressed as:



$$A(t) = I(t)\cos(\omega_c t) - Q(t)\sin(\omega_c t) = m(t)$$

$$B(t) = I(t)sin(\omega_c t) + Q(t)cos(\omega_c t) = m_h(t)$$

where m(t) and $m_h(t)$ connote a Hilbert transform pair and ωc is the sum of the NCO and CMIX frequencies.

The complex DAC5687 output is input to an analog quadrature modulator (AQM) such as the TRF3701 or TRF3702. A passive (resistor only) interface is recommended between the DAC5687 and TRF3701/2 (See the Passive Interface to TRF3701/2 section). Upper single-sideband up-conversion is achieved at the output of the analog quadrature modulator, whose output is expressed as:

$$RF(t) = I(t)cos(\omega_c + \omega_{IO})t - Q(t)sin(\omega_c + \omega_{IO})t$$

Flexibility is provided to the user by allowing for the selection of -B(t) out, which results in lower-sideband up-conversion. This option is selected by usb in the CONFIG3 register.

Note that the process of complex mixing in FMIX and CMIX to translate the signal frequency from 0 Hz means that the analog quadrature modulator IQ imbalance produces a side-band and LO feedthrough that falls outside the signal.

This is shown in Figure 77, which is the RF analog quadrature modulator (AQM) output of an asymmetric three carrier WCDMA signal with the properties in Table 17. The wanted signal is offset from the LO frequency by the DAC5687 complex IF, in this case 122.88 MHz. The nearest spurious signals are \sim 100 MHz away from the wanted signal (due to non-harmonic clock-related spurious signals generated by the $f_{DAC}/4$ digital clock), providing 200 MHz of spurious free bandwidth. The AQM phase and gain imbalance produce a lower sideband product, which does not affect the quality of the wanted signal. Unlike the real IF architecture, the non-harmonic clock-related spurious signals generated by the $f_{DAC}/2$ digital clock fall \pm 245.76-MHz offset from the wanted rather than falling inband.

As a consequence, in the complex IF system it may be possible that no AQM phase, gain and offset correction is needed, instead relying on RF filtering to remove the LO feedthrough, sideband, and other spurious products.




Figure 77. Analog Quadrature Modulator Output for a Complex IF System



Table 17. Signal and System Properties for Complex IF System Example in Figure 77

Signal	Three WCDMA Carriers, Test Model 1
Baseband Carrier Offsets	–7.5 MHz, 2.5 MHz, 7.5 MHz
DAC5687 Input Rate	122.88 MSPS
DAC5687 Output Rate	491.52 MSPS (4x Interpolation)
DAC5687 Mode	X4 CMIX
DAC5687 Complex IF	122.88 MHz (f _{DAC} /4)
LO Frequency	2140 MHz

The complex IF has several advantages over the real IF architecture such as:

- 1. Uncalibrated side-band suppression ~ 35 dBc compared to 0 dBc for real IF architecture
- 2. Direct DAC Complex mixer connection no amplifiers
- 3. Non-harmonic clock-related spurious signals fall out of band
- 4. DAC 2nd Nyquist zone image is offset f_{DAC} compared with f_{DAC} 2 × IF for a real IF architecture, reducing the need for filtering at the DAC output.
- Uncalibrated LO feed through for AQM is ~ 35 dBc and calibration can reduce or completely remove the LO feed through.

Application Example: Wide Bandwidth Direct Baseband to RF Conversion

A system example of the DAC5687 used in a wide bandwidth direct baseband to RF conversion is shown in Figure 78. The DAC input would typically be generated by a crest factor reduction processor such as Texas Instruments GC1115 and digital predistortion processor. With a complex baseband input, the DAC5687 would be used to increase the data rate through interpolation. In addition, phase, gain and offset correction of the IQ imbalance is possible using the QMC block, DAC gain and DAC offset features. The correction could be done one time during manufacturing (see the TRF3701 data sheet (SLWS145)) and the TRF3702 data sheet (SLWS149)) for the variation with temperature, supply, LO frequency, etc. after calibration at nominal conditions) or during operation with a separate feedback loop measuring imbalance in the RF signal.




Figure 78. Direct Conversion System Using DAC5687 in X4L Mode

Operating at baseband has the advantage that the DAC5687 output is insensitive to DAC sample clock phase noise, so using the DAC PLL clock mode will have similar spectral performance to the External clock mode. In addition, the non-harmonic clock-related spurious signals will be small due to the low DAC output frequency.

With a complex input rate specified up to 250 MSPS, the DAC5687 is capable of producing signals with up to 200-MHz bandwidth for systems such as digital predistortion (DPD).



Application Example: CMTS/VOD Transmitter

The DAC5687's exceptional SNR enables a dual-cable modern termination system (CMTS) or video on demand (VOD) QAM transmitter in excess of the stringent DOCSIS specification, with > 74 dBc and 75 dBc in the adjacent and alternate channels.

A typical system using the DAC5687 for a cost optimized dual channel two QAM transmitter is shown in Figure 79. A GC5016 would take four separate symbol rate inputs and provide pulse shaping and interpolation to ~ 128 MSPS. The four QAM carriers would be combined into two groups of two QAM carriers with intermediate frequencies of approximately 30 MHz to 40 MHz. The GC5016 would output two real data streams to one DAC5687. The DAC5687 would function as a dual-channel device and provide 2x interpolation to increase the frequency of the 2nd Nyquist zone image. The two signals are then output through the two DAC outputs, through a transformer and to an RF upconverter.




Figure 79. Dual Channel Two QAM CMTS Transmitter System Using DAC5687

The DAC5687 output for a two QAM256 carrier signal at 33-MHz and 39-MHz IF with the signal and system properties listed in Table 18 is shown in Figure 71. The low DAC5687 noise floor provides better than 75 dBc (equal bandwidth normalized to one QAM256 power) at > 6-MHz offset.

Table 18. Signal and System Properties for Complex IF System Example in Figure 80

Signal	QAM256, 5.36 MSPS, $\alpha = 0.12$
IF Frequencies	33 MHz and 39 MHz
DAC5687 Input Rate	5.36 MSPS × 24 = 128.64 MSPS
DAC5687 Output Rate	257.28 MSPS (2x Interpolation)
DAC5687 Mode	X2






Figure 80. Two QAM256 Carriers With at 36-MHz IF

Application Example: High-Speed Arbitrary Waveform Generator

The DAC5687's flexible input allows use of the dual input ports with demultiplexed odd/even samples at a combined rate of up to 500 MSPS. Combined with the DAC's 16-bit resolution, the DAC5687 allows wideband signal generation for test and measurement applications.




Figure 81. DAC5687 in Odd/Even Input Mode



Revision History

DATE	REV	PAGE ⁽¹⁾	SECTION	DESCRIPTION
29 JUN 05	В	1	Ordering Information	Added thermal pad dimensions
		9	AC specifications	Reversed "External Clock Mode" and "PLL Clock Mode" in Noise floor test
		31	Register Name: ATEST	Changed PLLLOCK Output Signal for PLLVDD = 0 to "Normal Operation" in Table 5
	41 Clock Modes F		Clock Modes	Reversed ts(DATA) and th(DATA) in Figures 43 and 44
		42	Clock Modes	Reversed ts(DATA) and th(DATA) in Figure 45
		42	Clock Modes	Updated Figure 46
26 MAR 04	Α	-	_	_
12 FEB 03	*	-	_	Original version

⁽¹⁾ Page numbers for previous versions may differ from page numbers in the current version.



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DAC5687MPZPEP	ACTIVE	HTQFP	PZP	100	90	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-55 to 125	DAC5687MPZPEP	Samples
V62/06650-01XE	ACTIVE	HTQFP	PZP	100	90	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-55 to 125	DAC5687MPZPEP	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

10-Dec-2020

OTHER QUALIFIED VERSIONS OF DAC5687-EP:

Catalog: DAC5687


NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product



www.ti.com 5-Jan-2022

TRAY



Chamfer on Tray corner indicates Pin 1 orientation of packed units.


*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	Κ0 (μm)	P1 (mm)	CL (mm)	CW (mm)
DAC5687MPZPEP	PZP	HTQFP	100	90	6 X 15	150	315	135.9	7620	20.3	15.4	15.45
V62/06650-01XE	PZP	HTQFP	100	90	6 X 15	150	315	135.9	7620	20.3	15.4	15.45

14 x 14 mm Pkg Body, 0.5 mm pitch 16 x 16 mm Pkg Area


PLASTIC QUAD FLATPACK

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PZP (S-PQFP-G100)

PowerPAD™ PLASTIC QUAD FLATPACK



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com https://www.ti.com>.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.



PZP (S-PQFP-G100)


PowerPAD™ PLASTIC QUAD FLATPACK

THERMAL INFORMATION

This PowerPAD package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters

B Tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated