

Data sheet acquired from Harris Semiconductor

February 1998 - Revised May 2003


# High-Speed CMOS Logic Octal-Bus Transceiver/Registers, Three-State

### Features

- CD74HC652, CD74HCT652 ..... Non-Inverting
- . Independent Registers for A and B Buses
- · Three-State Outputs
- Drives 15 LSTTL Loads
- Typical Propagation Delay = 12ns at V<sub>CC</sub> = 5V, C<sub>L</sub> = 15pF
- Fanout (Over Temperature Range)
  - Standard Outputs......10 LSTTL Loads
  - Bus Driver Outputs ...... 15 LSTTL Loads
- Wide Operating Temperature Range . . . -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- · Alternate Source is Philips
- HC Types
  - 2V to 6V Operation
  - High Noise Immunity:  $N_{IL}$  = 30%,  $N_{IH}$  = 30% of  $V_{CC}$  at  $V_{CC}$  = 5V
- HCT Types
  - 4.5V to 5.5V Operation
  - Direct LSTTL Input Logic Compatibility,
     V<sub>IL</sub>= 0.8V (Max), V<sub>IH</sub> = 2V (Min)
  - CMOS Input Compatibility,  $I_I \leq 1 \mu \text{A}$  at  $V_{\mbox{\scriptsize OL}}, \, V_{\mbox{\scriptsize OH}}$

#### **Pinout**

CD74HC652 (PDIP) CD74HCT652 ( SOIC) TOP VIEW



# Description

The CD74HC652 and CD74HCT652 three-state, octal-bus transceiver/registers use silicon-gate CMOS technology to achieve operating speeds similar to LSTTL with the low power consumption of standard CMOS integrated circuits. The CD74HC652 and CD74HCT652 have non-inverting outputs. These devices consists of bus transceiver circuits, D-type flipflops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Output Enables OEAB and OEBA are provided to control the transceiver functions. SAB and SBA control pins are provided to select whether real-time or stored data is transferred. The circuitry used for select control will eliminate the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A LOW input level selects real-time data, and a HIGH selects stored data. The following examples demonstrates the four fundamentals bus-management functions that can be performed with the octal-bus transceivers and registers.


Data on the A or B data bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock pins (CAB or CBA) regardless of the select of the control pins. When SAB and SBA are in the real-time transfer mode, it is also possible to store data without using the D-type flip-flops by simultaneously enabling  $\mathsf{OE}_{\mathsf{AB}}$  and  $\mathsf{OE}_{\mathsf{BA}}$ . In this configuration, each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines will remain at its last state.

### **Ordering Information**

PART NUMBER	TEMP. RANGE (°C)	PACKAGE
CD74HC652EN	-55 to 125	24 Ld PDIP
CD74HCT652M	-55 to 125	24 Ld SOIC
CD74HCT652M96	-55 to 125	24 Ld SOIC

NOTE: When ordering, use the entire part number. The suffix 96 denotes tape and reel.

# **Functional Diagram**



#### **FUNCTION TABLE**

		INP	UTS			DAT	A I/O	OPERATION (	OR FUNCTION
OE <sub>AB</sub>	OEBA	CAB	СВА	SAB	SBA	A0 THRU A7	B0 THRU B7	651	652
L	Н	H or L	H or L	Х	Х	Input	Input	Isolation (Note 1)	Isolation (Note 1)
L	Н	1	1	Х	Х			Store A and B Data	Store A and B Data
Х	Н	1	H or L	Х	Х	Input	Unspecified (Note 2)	Store A, Hold B	Store A, Hold B
Н	Н	1	1	X (Note 3)	Х	Input	Output	Store A in Both Registers	Store A in Both Registers
L	Х	H or L	1	Х	Х	Unspecified (Note 2)	Input	Hold A, Store B	Hold A, Store B
L	L	1	1	Х	X (Note 3)	Output	Input	Store B in Both Registers	Store B in Both Registers
L	L	Х	Х	Х	L	Output	Input	Real-Time B Data to A Bus	Real-Time B Data to A Bus
L	L	Х	H or L	Х	Н			Stored B Data to A Bus	Stored B Data to A Bus
Н	Н	Х	Х	L	Х	Input	Output	Real-Time A Data to B Bus	Real-Time A Data to B Bus
Н	Н	H or L	Х	Н	Х			Stored A Data to B Bus	Stored A Data to B Bus
Н	L	H or L	H or L	Н	Н	Output	Output	Stored A Data to B Bus and	Stored A Data to B Bus
								Stored B Data to A Bus	Stored B Data to A Bus

#### NOTES:

- 1. To prevent excess currents in the High-Z (isolation) modes, all I/O terminals should be terminated with  $10k\Omega$  to  $1M\Omega$  resistors.
- 2. The data output functions may be enabled or disabled by various signals at the OE<sub>AB</sub> or  $\overline{\text{OE}}_{\text{BA}}$  inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.
- Select Control = L: Clocks can occur simultaneously.
   Select Control = H: Clocks must be staggered in order to load both registers.

# Absolute Maximum Ratings DC Supply Voltage, V<sub>CC</sub> (Voltages Referenced to Ground) . . . . . . -0.5V to 7V DC Input Diode Current, I<sub>IK</sub> For $V_I < -0.5V$ or $V_I > V_{CC} + 0.5V$ ......±20mA DC Drain Current, IO For $-0.5V < V_O < V_{CC} + 0.5V$ .....±35mA DC Output Diode Current, IOK For $V_O < -0.5V$ or $V_O > V_{CC} + 0.5V$ ......±20mA DC Output Source or Sink Current per Output Pin, IO For $V_O > -0.5V$ or $V_O < V_{CC} + 0.5V$ ......±25mA **Operating Conditions** Supply Voltage Range, V<sub>CC</sub> HC Types ......2V to 6V

 2V
 1000ns (Max)

 4.5V
 500ns (Max)

 6V
 400ns (Max)

#### **Thermal Information**

Thermal Resistance (Typical)	$\theta_{JA}$ (°C/W)
EN (PDIP) Package (Note 4)	67
M (SOIC) Package (Note 5)	46
Maximum Junction Temperature (Hermetic Package or I	Die) 175 <sup>0</sup> C
Maximum Junction Temperature (Plastic Package)	150 <sup>o</sup> C
Maximum Storage Temperature Range	65°C to 150°C
Maximum Lead Temperature (Soldering 10s) (SOIC - Lead Tips Only)	300°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTES

Input Rise and Fall Time

- 4. The package thermal impedance is calculated in accordance with JESD 51-3.
- 5. The package thermal impedance is calculated in accordance with JESD 51-7.

## **DC Electrical Specifications**

			ST ITIONS			25°C		-40°C 1	O 85°C	-55°C T	O 125°C	
PARAMETER	SYMBOL	V <sub>I</sub> (V)	V <sub>IS</sub> (V)	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES												
High Level Input	V <sub>IH</sub>	-	-	2	1.5	-	-	1.5	-	1.5	-	V
Voltage				4.5	3.15	-	-	3.15	-	3.15	-	٧
				6	4.2	-	-	4.2	-	4.2	-	٧
Low Level Input	V <sub>IL</sub>	-	-	2	-	-	0.3	-	0.3	-	0.3	V
Voltage				4.5	-	-	0.9	-	0.9	-	0.9	٧
				6	-	-	1.2	-	1.2	-	1.2	٧
High Level Output	V <sub>OH</sub>	V <sub>IH</sub> or	-0.02	2	1.9	-	-	1.9	-	1.9	-	V
Voltage CMOS Loads		$V_{IL}$	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	٧
			-0.02	6	5.9	-	-	5.9	-	5.9	-	٧
High Level Output			-	-	-	-	-	-	-	-	-	٧
Voltage TTL Loads			-6	4.5	3.98	-	-	3.84	-	3.7	-	٧
			-7.8	6	5.48	-	-	5.34	-	5.2	-	٧
Low Level Output	V <sub>OL</sub>	V <sub>IH</sub> or	0.02	2	-	-	0.1	-	0.1	-	0.1	V
Voltage CMOS Loads		$V_{IL}$	0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
			0.02	6	-	-	0.1	-	0.1	-	0.1	٧
Low Level Output	]		-	-	-	-	-	-	-	-	-	٧
Voltage TTL Loads			6	4.5	-	-	0.26	-	0.33	-	0.4	٧
			7.8	6	-	-	0.26	-	0.33	-	0.4	V

# DC Electrical Specifications (Continued)

			ST ITIONS			25°C		-40°C T	O 85°C	-55°C T	O 125°C	
PARAMETER	SYMBOL	V <sub>I</sub> (V)	V <sub>IS</sub> (V)	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Input Leakage Current	lį	V <sub>CC</sub> or GND	-	6	-	-	±0.1	-	±1	-	±1	μА
Quiescent Device Current	Icc	V <sub>CC</sub> or GND	0	6	-	-	8	-	80	-	160	μА
Three- State Leakage Current	V <sub>IL</sub> or V <sub>IH</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	-	6	-	-	±0.5	-	±5.0	-	±10	μА
HCT TYPES	•		•							•	•	•
High Level Input Voltage	V <sub>IH</sub>	-	-	4.5 to 5.5	2	-	-	2	-	2	-	V
Low Level Input Voltage	V <sub>IL</sub>	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	٧
High Level Output Voltage CMOS Loads	V <sub>ОН</sub>	V <sub>IH</sub> or V <sub>IL</sub>	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
High Level Output Voltage TTL Loads			-6	4.5	3.98	-	-	3.84	-	3.7	-	V
Low Level Output Voltage CMOS Loads	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
Low Level Output Voltage TTL Loads			6	4.5	-	-	0.26	-	0.33	-	0.4	V
Input Leakage Current	II	V <sub>CC</sub> and GND	0	5.5	-		±0.1	-	±1	-	±1	μА
Quiescent Device Current	Icc	V <sub>CC</sub> or GND	0	5.5	-	-	8	-	80	-	160	μА
Three- State Leakage Current	V <sub>IL</sub> or V <sub>IH</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	-	5.5	-	-	±0.5	-	±5.0	-	±10	μА
Additional Quiescent Device Current Per Input Pin: 1 Unit Load	ΔI <sub>CC</sub> (Note 6)	V <sub>CC</sub> -2.1	-	4.5 to 5.5	-	100	360	-	450	-	490	μА

#### NOTE:

6. For dual-supply systems theoretical worst case ( $V_I = 2.4V$ ,  $V_{CC} = 5.5V$ ) specification is 1.8mA.

# **HCT Input Loading Table**

INPUT	UNIT LOADS
<del>OE</del> BA	1.3
OE <sub>AB</sub>	0.75
Clock A to B, B to A	0.6
Select A, Select B	0.45
Inputs A <sub>0</sub> -A <sub>7</sub> , B <sub>0</sub> -B <sub>7</sub>	0.3

NOTE: Unit Load is  $\Delta I_{CC}$  limit specified in DC Electrical Specifications table, e.g.,  $360\mu A$  max at  $25^{\circ}C$ .

# **Prerequisite for Switching Specifications**

				25°C		-40	°C TO 8	5°C	-55 <sup>0</sup>	C TO 12	5°C	
PARAMETER	SYMBOL	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
HC TYPES	·			•				-				
Maximum Clock	f <sub>MAX</sub>	2	6	-	-	5	-	-	4	-	-	MHz
Frequency		4.5	30	-	-	25	-	-	20	-	-	MHz
		6	35	-	-	29	-	-	23	-	-	MHz
Setup Time	tsu	2	60	-	-	75	-	-	90	-	-	ns
Data to Clock		4.5	12	-	-	15	-	-	18	-	-	ns
		6	10	-	-	13	-	-	15	-	-	ns
Hold Time	tH	2	35	-	-	45	-	-	55	-	-	ns
Data to Clock		4.5	7	-	-	9	-	-	11	-	-	ns
		6	6	-	-	8	-	-	9	-	-	ns
Clock Pulse Width	t <sub>W</sub>	2	80	-	-	100	-	-	120	-	-	ns
		4.5	16	-	-	20	-	-	24	-	-	ns
		6	14	-	-	17	-	-	20	-	-	ns
HCT TYPES												
Maximum Clock Frequency	f <sub>MAX</sub>	4.5	25	-	-	20	-	-	17	-	-	MHz
Setup Time Data to Clock	t <sub>SU</sub>	4.5	12	-	-	15	-	-	18	-	-	ns
Hold Time Data to Clock	t <sub>H</sub>	4.5	5	-	-	5	-	-	5	-	-	ns
Clock Pulse Width	t <sub>W</sub>	4.5	25	-	-	31	-	-	38	-	-	ns

# Switching Specifications Input $t_{\text{r}}, \, t_{\text{f}} = 6 \text{ns}$

		TEST	v <sub>cc</sub>		25°C		-40°C T	O 85°C	-55°C T	O 125°C	
PARAMETER	SYMBOL	CONDITIONS	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES											
Propagation Delay,	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	2	-	-	220	-	275	-	300	ns
Store A Data to B Bus Store B Data to A Bus			4.5	-	-	44	-	55	-	66	ns
			6	-	-	37	-	47	-	5.6	ns
		C <sub>L</sub> = 15pF	5	-	18	-	-	-	-	-	ns
Propagation Delay,	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	2	-	-	135	-	170	-	205	ns
A Data to B Bus B Data to A Bus			4.5	-	-	27	-	34	-	41	ns
			6	-	-	23	-	29	-	35	ns
		C <sub>L</sub> = 15pF	5	-	12	-	-	-	-	-	ns
Propagation Delay,	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	2	-	-	170	-	215	-	255	ns
Select to Data			4.5	-	-	34	-	43	-	51	ns
			6	-	-	29	-	37	-	43	ns
		C <sub>L</sub> = 15pF	5	-	14	-	-	-	-	-	ns

# Switching Specifications Input $t_r$ , $t_f = 6ns$ (Continued)


		TEST	v <sub>cc</sub>		25°C		-40°C 1	O 85°C	-55°C T	O 125°C	
PARAMETER	SYMBOL	CONDITIONS	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Three-State Disabling Time Bus	t <sub>PLZ</sub> , t <sub>PHZ</sub>	C <sub>L</sub> = 50pF	2	-	-	175	-	220	-	265	ns
to Output or Register to Output			4.5	-	-	35	-	44	-	53	ns
			6	-	-	30	-	37	-	45	ns
		C <sub>L</sub> = 15pF	5	-	14	-	-	-	-	-	ns
Three-State Enabling Time Bus	t <sub>PZL</sub> , t <sub>PZH</sub>	C <sub>L</sub> = 50pF	2	-	-	175	-	220	-	265	ns
to Output or Register to Output			4.5	-	-	35	-	44	-	53	ns
			6	-	-	30	-	37	-	45	ns
		C <sub>L</sub> = 15pF	5	-	14	-	-	-	-	-	ns
Output Transition Time	t <sub>TLH</sub> , t <sub>THL</sub>	C <sub>L</sub> = 50pF	2	-	-	60	-	75	-	90	ns
			4.5	-	-	12	-	15	-	18	ns
			6	-	-	10	-	13	-	15	ns
Three-State Output Capacitance	СО	-	-	-	-	20	ı	20	-	20	pF
Input Capacitance	CI	-	-	-	-	10	i	10	-	10	рF
Maximum Frequency	f <sub>MAX</sub>	C <sub>L</sub> = 15pF	5	-	60	-	-	-	-	-	MHz
Power Dissipation Capacitance (Notes 7, 8)	C <sub>PD</sub>	-	5	-	52	-	-	-	-	-	pF
HCT TYPES											
Propagation Delay,	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	4.5	-	-	44	-	55	-	66	ns
Store A Data to B Bus Store B Data to A Bus		C <sub>L</sub> = 15pF	5	-	18	-	-	-	-	-	ns
Propagation Delay,	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	4.5	-	-	37	-	46	-	56	ns
A Data to B Bus B Data to A Bus		C <sub>L</sub> = 15pF	5	-	15	-	-	-	-	-	ns
Propagation Delay,	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	4.5	-	-	46	-	58	-	69	ns
Select to Data		C <sub>L</sub> = 15pF	5	-	19	-	-	-	-	-	ns
Three-State Disabling Time Bus	t <sub>PLZ</sub> , t <sub>PHZ</sub>	C <sub>L</sub> = 50pF	4.5	-	-	35	-	44	-	53	ns
to Output or Register to Output		C <sub>L</sub> = 15pF	5	-	14	-	-	-	-	-	ns
Three-State Enabling Time Bus	t <sub>PZL</sub> , t <sub>PZH</sub>	C <sub>L</sub> = 50pF	4.5	-	-	45	-	56	-	68	ns
to Output or Register to Output		C <sub>L</sub> = 15pF	5	-	19	-	-	-	-	-	ns
Output Transition Time	t <sub>TLH</sub> , t <sub>THL</sub>	C <sub>L</sub> = 50pF	4.5	-	-	12	i	15	-	18	ns
Three-State Output Capacitance	CO	-	-	-	-	20	-	20	-	20	pF
Input Capacitance	Cl	-	-	-	-	10	-	10	-	10	pF
Maximum Frequency	f <sub>MAX</sub>	C <sub>L</sub> = 15pF	5	-	45	-	-	-	-	-	MHz
Power Dissipation Capacitance (Notes 7, 8)	C <sub>PD</sub>	-	5	-	52	-	-	-	-	-	pF

#### NOTES:

<sup>7.</sup>  $C_{\mbox{\scriptsize PD}}$  is used to determine the dynamic power consumption, per package.

<sup>8.</sup>  $P_D = V_{CC}^2 C_{PD} f_i + \sum V_{CC}^2 C_L f_o$  where  $f_i$  = input frequency,  $f_o$  = output frequency,  $C_L$  = output load capacitance,  $C_S$  = switch capacitance,  $V_{CC}$  = supply voltage.

# Test Circuits and Waveforms



NOTE: Outputs should be switching from 10% V $_{CC}$  to 90% V $_{CC}$  in accordance with device truth table. For f $_{MAX}$ , input duty cycle = 50%.

FIGURE 2. HC CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH





FIGURE 4. HC TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC



NOTE: Outputs should be switching from 10% V $_{CC}$  to 90% V $_{CC}$  in accordance with device truth table. For f $_{MAX}$ , input duty cycle = 50%.

FIGURE 3. HCT CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH





FIGURE 5. HCT TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC

CLOCK

# Test Circuits and Waveforms (Continued)




**INPUT GND** t<sub>H(L)</sub> t<sub>H(H)</sub> **3V** DATA 1.3V **INPUT** GND tSU(L) tSU(H) t<sub>TLH</sub> - t<sub>THL</sub> 90% 90% .3V 10% OUTPUT t<sub>PHL</sub> <sup>t</sup>REM **3V** SET, RESET **OR PRESET** GND IC  $\textbf{C}_{\textbf{L}}$ 50pF

3V

FIGURE 6. HC SETUP TIMES, HOLD TIMES, REMOVAL TIME, AND PROPAGATION DELAY TIMES FOR EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS

FIGURE 7. HCT SETUP TIMES, HOLD TIMES, REMOVAL TIME, AND PROPAGATION DELAY TIMES FOR EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS







FIGURE 8. HC THREE-STATE PROPAGATION DELAY WAVEFORM

FIGURE 9. HCT THREE-STATE PROPAGATION DELAY WAVEFORM



NOTE: Open drain waveforms  $t_{PLZ}$  and  $t_{PZL}$  are the same as those for three-state shown on the left. The test circuit is Output  $R_L = 1k\Omega$  to  $V_{CC}$ ,  $C_L = 50pF$ .

#### FIGURE 10. HC AND HCT THREE-STATE PROPAGATION DELAY TEST CIRCUIT





15-Oct-2015

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
CD74HCT652M	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT652M	Samples
CD74HCT652M96	OBSOLETE	SOIC	DW	24		TBD	Call TI	Call TI	-55 to 125		
CD74HCT652M96E4	OBSOLETE	SOIC	DW	24		TBD	Call TI	Call TI	-55 to 125		
CD74HCT652M96G4	OBSOLETE	SOIC	DW	24		TBD	Call TI	Call TI	-55 to 125		

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



# **PACKAGE OPTION ADDENDUM**


15-Oct-2015

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DW (R-PDSO-G24)

# PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products	Applications
Products	Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <a href="https://www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="https://example.com/omap">e2e.ti.com/omap</a>

Wireless Connectivity www.ti.com/wirelessconnectivity