

**www.ti.com** SLVSAC1 –SEPTEMBER 2010

# **LCD Bias Solution for Monitors**

**Check for Samples: [TPS65149](https://commerce.ti.com/stores/servlet/SCSAMPLogon?storeId=10001&langId=-1&catalogId=10001&reLogonURL=SCSAMPLogon&URL=SCSAMPSBDResultDisplay&GPN1=tps65149 )**

- 
- 
- 
- 
- **1.2 MHz)**
- 
- **Pump Controller** XAO reset output.
- 
- 
- **Two Panel Discharge Signals**
- **XAO Reset Signal**
- **Digitally Programmable V<sub>COM</sub> Buffer**
- **Thermal Shutdown**
- **56-Pin 7×7 mm QFN Package**

# **APPLICATIONS**

**• LCD Monitors using ASG/GIP Technology**

# **DESCRIPTION**

The TPS65149 provides a highly integrated LCD bias solution, primarily intended for monitor applications using ASG/GIP technology.

**1FEATURES**<br>**1FEATURES** The device integrates a boost converter to generate<br>the source driver supply voltage (V<sub>AVDD</sub>), positive and **the source driver supply voltage (V<sub>AVDD</sub>), positive and <b>•** the source driver supply voltage (V<sub>AVDD</sub>), positive and **• Boost Converter With 4 A Switch Current Limit** • **1998 1998 1999 1999 1999 1999 1999** • Boost Converter With 4 A Switch Current Limit driver ON (V<sub>GH</sub>) and OFF (V<sub>GL</sub>) voltages, a • Boost Converter Output Voltages up to 18 V **programmable V<sub>COM</sub>** generator, and an 8-channel **Boost Converter Overvoltage Protection • Boost Converter Overvoltage Protection • Boost Converter Overvoltage Protection Selectable Switching Frequency (640 kHz or** controller supports temperature compensation to **•** reduce V<sub>GH</sub> at high temperatures.

**Programmable Boost Converter Soft-Start • Programmable Boost Converter Soft-Start • P** during power-down, plus an additional active-low

**• Negative Charge Pump Controller** Supply sequencing during power-up can be controlled<br>• Eight Channel Level Shifter **Supplem State Channel State Channel State** by an externally generated enable signal. by an externally generated enable signal.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### SLVSAC1 –SEPTEMBER 2010 **www.ti.com**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### **ORDERING INFORMATION(1)**



(1) The device is supplied taped and reeled, with 3000 devices per reel.

## **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>



(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) With respect to the AGND and LGND pins.

# **THERMAL INFORMATION**



(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, [SPRA953](http://www.ti.com/lit/pdf/spra953).

**www.ti.com** SLVSAC1 – SEPTEMBER 2010

# **RECOMMENDED OPERATING CONDITIONS**



(1) Or  $V_{1N}$  + 1 V, whichever is lower.

# **ELECTRICAL CHARACTERISTICS**

 $\rm V_{IN}$  = 5 V;  $\rm V_{AVDD}$  = 13.6 V,  $\rm V_{GH}$  = 28 V,  $\rm V_{GL1}$  = V $\rm_{GL2}$  = –10 V,  $\rm T_A$  = –40°C to 85°C; FREQ = high. Typical values are at 25°C (unless otherwise noted).





# **ELECTRICAL CHARACTERISTICS (continued)**

 $\rm{V_{IN}}$  = 5 V;  $\rm{V_{AVDD}}$  = 13.6 V,  $\rm{V_{GH}}$  = 28 V,  $\rm{V_{GL1}}$  =  $\rm{V_{GL2}}$  =  $-10$  V,  $\rm{T_A}$  =  $-40^{\circ}$ C to 85°C; FREQ = high. Typical values are at 25°C (unless otherwise noted).



(1) Limited by overvoltage protection function.



**www.ti.com** SLVSAC1 – SEPTEMBER 2010

# **ELECTRICAL CHARACTERISTICS (continued)**

 $\rm{V_{IN}}$  = 5 V;  $\rm{V_{AVDD}}$  = 13.6 V,  $\rm{V_{GH}}$  = 28 V,  $\rm{V_{GL1}}$  =  $\rm{V_{GL2}}$  =  $-10$  V,  $\rm{T_A}$  =  $-40^{\circ}$ C to 85°C; FREQ = high. Typical values are at 25°C (unless otherwise noted).





## **DEVICE INFORMATION**

## **PIN ASSIGNMENT**





**www.ti.com** SLVSAC1 –SEPTEMBER 2010

**[TPS65149](http://focus.ti.com/docs/prod/folders/print/tps65149 .html)**





## **PIN FUNCTIONS (continued)**





#### **www.ti.com** SLVSAC1 – SEPTEMBER 2010

# **TYPICAL CHARACTERISTICS**

### **TABLE OF GRAPHS**



**FXAS NSTRUMENTS** 

SLVSAC1 –SEPTEMBER 2010 **www.ti.com**

<span id="page-9-0"></span>



#### **BOOST CONVERTER FREQUENCY vs. LOAD CURRENT BOOST CONVERTER FREQUENCY vs. SUPPLY VOLTAGE**

<span id="page-9-1"></span>

<span id="page-9-2"></span>









<span id="page-10-0"></span>



<span id="page-10-1"></span>

<span id="page-10-2"></span>











<span id="page-11-0"></span>



**POSITIVE CHARGE PUMP TEMPERATURE**



<span id="page-11-1"></span>

<span id="page-11-2"></span>



**POSITIVE CHARGE PUMP LOAD TRANSIENT RESPONSE** 





**www.ti.com** SLVSAC1 – SEPTEMBER 2010

<span id="page-12-2"></span><span id="page-12-1"></span><span id="page-12-0"></span>



<span id="page-13-0"></span>

<span id="page-13-2"></span><span id="page-13-1"></span>



<span id="page-14-0"></span>

**www.ti.com** SLVSAC1 – SEPTEMBER 2010





# **DETAILED DESCRIPTION**

An internal block diagram of the TPS65149 is shown in [Figure 33](#page-15-0).



<span id="page-15-0"></span>



# **Boost Converter**

An internal block diagram of the boost converter is contained in [Figure 34.](#page-16-0)



**Figure 34. Boost Converter Internal Block Diagram**

<span id="page-16-0"></span>The boost converter is designed for output voltages up to 18V with a switch current limit of 4 A (guaranteed minimum). The converter uses a current mode, quasi-constant frequency topology, and is externally compensated for maximum flexibility. A soft-start feature limits the current drawn from  $V_{IN}$  during start-up, and the converter's switching frequency can be selected between 640 kHz and 1.2 MHz.

The converter's adaptive off-time topology achieves superior transient response and operates over a wider range of applications than conventional converters.

## **Design Procedure (Boost Converter)**

The first step in the design procedure is to calculate the peak switch current. The simplest way to do this is to use the curves in the typical characteristics section to estimate converter efficiency in the intended application. Alternatively, a conservative worst-case value such as 85% can be used.

<span id="page-16-1"></span>Once a value for the converter's efficiency  $\eta$  is available. [Equation 1](#page-16-1) can be used to calculate its duty cycle.

$$
D = 1 - \frac{V_{IN} \times \eta}{V_{AVDD}}
$$
 (1)

<span id="page-16-2"></span>The next step is to use [Equation 2](#page-16-2) to calculate the change in inductor current per cycle.

$$
\Delta I_{L} = \frac{V_{IN} \times D}{f \times L}
$$
 (2)

<span id="page-16-3"></span>Finally, the peak switch current can be calculated using [Equation 3](#page-16-3).

$$
I_{SW(PK)} = \frac{I_{AVDD}}{1 - D} + \frac{\Delta I_L}{2}
$$
 (3)

The value for peak switch current calculated using [Equation 3](#page-16-3) must be lower than the minimum specified for the device, and should be calculated under worst-case conditions (minimum  $V_{IN}$  and maximum  $I_{AVDD}$ ).

## **Inductor Selection (Boost Converter)**

The boost converter in the TPS65149 has been optimized for inductors in the range 3.3 µH to 6.8 µH when using the higher switching frequency and in the range 7 µH to 13 µH when using the lower switching frequency.

The saturation current of the inductor must be greater than the peak switch current plus an additional margin to allow for heavy load transients. A saturation current of 130% of the value calculated using [Equation 3](#page-16-3) is adequate for most applications.

[Table 1](#page-17-0) shows a selection of inductors suitable for use with the TPS65149.

<span id="page-17-0"></span>



## **Rectifier Selection (Boost Converter)**

A Schottky type is recommended for the boost converter rectifier diode because its low forward voltage improves efficiency. The diode's reverse voltage rating must be greater than 20 V, which is the maximum it will experience (the TPS65149's overvoltage protection function prevents this voltage being any higher). The diode's average rectified current rating must be at least as high as the maximum  $I_{AVDD}$ . A 2 A rating is sufficient for most applications.

[Equation 4](#page-17-1) can be used to calculate the power dissipated in the diode. The diode must be capable of handling this power without overheating. A power rating of 500 mW is sufficient for most applications.

$$
P = V_F \times I_{AVDD}
$$

(4)

<span id="page-17-1"></span>Where:

 $V_F$  is the diode's forward voltage

 $I_{AVDD}$  is the average (mean) boost converter output current

<span id="page-17-2"></span>[Table 2](#page-17-2) shows a selection of rectifier diodes suitable for use with the TPS65149.

<b>CURRENT</b>	<b>MANUFACTURER</b>	<b>PART NUMBER</b>	<b>SIZE</b>	VR	VF
2 A	Vishav	<b>SL22</b>	<b>SMA</b>	20V	$0.44$ V at 2 A
2 A	Vishav	<b>SS22</b>	<b>SMA</b>	20V	0.5 V at 2 A

**Table 2. Boost Converter Rectifier Selection**

#### **Input Capacitor Selection (Boost Converter)**

For good supply voltage filtering, low ESR capacitors are recommended. The TPS65149 has an analog supply voltage pin (VIN) that should be decoupled with a ceramic capacitor in the range 100 nF to 1 µF, connected close to the VIN pin.

The main boost converter (i.e. where  $V_{\text{IN}}$  is connected to the inductor of the boost converter) should also be decoupled. Two 10  $\mu$ F or one 22  $\mu$ F ceramic capacitor are adequate for most applications, however, these values can be increased if improved filtering is required.



### **Setting the Output Voltage (Boost Converter)**

<span id="page-18-0"></span>The output voltage of the boost converter is set by a resistor divider connected to the FB pin. The boost converter's main error amplifier compares the feedback voltage with the internal reference voltage  $V_1$  so that the output is regulated at a voltage given by [Equation 5](#page-18-0).

$$
V_{AVDD} = 1.24 \times \left(\frac{R_1}{R_2} + 1\right)
$$

(5)

# **Soft-Start (Boost Converter)**

To reduce the inrush current drawn from  $V_{\text{IN}}$  during start-up the boost converter includes a soft-start feature. Soft-start is controlled by a capacitor connected to the soft-start (SS) pin. During soft-start, this capacitor is charged up by a current source and the voltage across the capacitor determines the switch current limit: the larger the capacitor, the slower the ramp of the switch current limit and therefore the longer the soft-start time. The maximum switch current limit is achieved when the voltage connected to the boost converter's feedback pin (FB) reaches its power good threshold (approximately 97 percent of its nominal value).

A 22 nF soft-start capacitor is suitable for most applications.

When the EN pin is pulled low, the soft-start capacitor is discharged.

# **Frequency Select (FREQ)**

The frequency select (FREQ) pin can be used to set the nominal boost converter switching frequency to either 640 kHz (FREQ=low) or 1.2 MHz (FREQ=high). A higher switching frequency improves the load transient response and output voltage ripple; a lower switching frequency usually improves efficiency.

A switching frequency of 1.2 MHz is recommended for most applications unless efficiency is the primary concern.

The FREQ pin features an internal pull-up resistor that ensures the higher switching frequency is used if the pin is left floating.

## **Compensation (COMP)**

The boost converter uses an external compensation network connected to its COMP pin to stabilize its feedback loop. The COMP pin is connected to the output of the boost converter's transconductance error amplifier, and a series resistor and capacitor connected between this pin and AGND is sufficient to achieve good performance in most applications. The capacitor primarily influences low frequency gain and the resistor primarily influences high frequency gain. Lower output voltages require higher loop gain and therefore a larger compensation capacitor.

Good starting values, which will work for most applications running from a 5 V supply voltage, are 47 kΩ and 3.3 nF.

In some applications (e.g. those using electrolytic output capacitors), it may be necessary to include a second compensation capacitor between the COMP pin and AGND. This has the effect of adding an additional pole in the feedback loop's frequency response, which can be used to cancel the zero introduced by the electrolytic output capacitor's ESR. It is recommended to include a footprint on the PCB for this optional capacitor, even if it is not used initially.

## **Overvoltage Protection (Boost Converter)**

The boost converter contains an overvoltage protection (OVP) feature that limits its output voltage to a safe maximum if the FB pin is floating or shorted to ground. Overvoltage conditions are detected when the voltage applied to the AVDD pin  $(V_{AVDD})$  exceeds the overvoltage threshold  $(V_{OVP})$ . As soon as this happens, the boost converter switch is turned off. It remains off until  $V_{AVDD}$  falls below  $V_{OVP}$  (minus hysteresis), at which point the boost converter automatically starts switching again.

### **NOTE**

The AVDD pin must be connected to the boost converter output for the overvoltage protection feature to operate correctly.



# **Short-Circuit and Undervoltage Protection (Boost Converter)**

During start-up (i.e., as soon as  $V_{IN} > V_{UVLO}$  and EN=high) the GD pin is pulled low and the boost converter's output voltage V<sub>AVDD</sub> is sensed. If V<sub>AVDD</sub> does not rise to at least 46% of V<sub>IN</sub> within 5 ms the GD pin is pulled high for 55 ms before the converter tries to start again. If the short-circuit condition persists after three failed attempts the boost converter stops trying to restart and the GD pin is latched high. Either  $V_{\text{IN}}$  or EN must be cycled to recover normal operation.

During normal operation (i.e., once the boost converter has reached its power good threshold) a short circuit is detected if the feedback voltage V<sub>FB</sub> falls below 30% of V<sub>L</sub>. If this happens, the boost converter is disabled and the GD pin is latched high. Either  $V_{IN}$  or EN must be cycled to recover normal operation.

## **Undervoltage Lockout Protection (Boost Converter)**

During operation, if the output of the boost converter falls below its power good threshold for longer than 55ms, the TPS65149 will detect an undervoltage condition and turn itself off.  $V_{IN}$  or EN must be cycled to recover normal operation.

# **High Voltage Stress Mode (Boost Converter)**

The TPS65149 features a special mode to support High Voltage Stress (HVS) testing during manufacturing. The HVS mode is selected when the HVS pin is high and causes the boost converter output to be regulated to a higher voltage than during normal operation. This is achieved by connecting an additional feedback resistor between the FB and RHVS pins (see [Figure 2\)](#page-9-0). When HVS mode is enabled, the RHVS pin is switched to AGND and the  $\mathsf{R}_{\textsf{HVS}}$  is connected in parallel with  $\mathsf{R}_{2}$ .

<span id="page-19-0"></span>During HVS mode, the *increase* in boost converter output voltage is given by [Equation 6](#page-19-0).

$$
\Delta V_{AVDD} = 1.24 \times \frac{R_1}{R_3 + R_{HVS}}
$$

(6)

Where  $R<sub>HVS</sub>$  is the  $r<sub>DS(ON)</sub>$  of the internal MOSFET switch.

The HVS pin features an internal pull-down resistor that ensures the HVS mode is disabled if the pin is left floating.

# **Gate Driver (GD)**

The gate driver (GD) pin can be used to control an external isolation switch. The TPS65149 supports PMOS devices positioned between  $V_{\text{IN}}$  and the boost converter's inductor (see [Figure 35\)](#page-20-0). The GD pin is pulled low by a 10 µA current source when  $V_{IN} > V_{UVLO}$  and EN=high and features an internal pull-up resistor to turn off the isolation switch when  $V_{IN}$  is removed or EN is low.

If the TPS65149 is used in an application without an isolation switch, the GD pin can be left floating.

**NOTE**

The threshold voltage of the PMOS isolation switch must be lower than  $V_{\text{IN}}$  for proper operation.







# <span id="page-20-0"></span>**Positive Charge Pump**

[Figure 36](#page-20-1) shows the internal block diagram of the positive charge pump.

The positive charge pump is driven directly from the boost converter's switch node and then post-regulated by an external PNP transistor. The controller is optimized for transistors having a DC gain ( $h_{FE}$ ) in the range 100 to 300. The positive charge pump is temperature compensated so that its output voltage decreases at high temperatures (see [Figure 16\)](#page-11-1).



<span id="page-20-1"></span>

SLVSAC1 –SEPTEMBER 2010 **www.ti.com**

# **Setting the Output Voltage (Positive Charge Pump)**

The positive charge pump in the TPS65149 is temperature compensated such that its output voltage decreases at high temperatures (see [Figure 37\)](#page-22-0). For a detailed description about how to set the output voltage see Temperature Compensation section below.

A current of the order of 1 mA through the feedback resistor network ensures good accuracy and increases the circuit's immunity to noise. It also ensures a minimum load on the charge pump, which reduces output voltage ripple under no-load conditions. A good approach is to assume a value of about 1.2 k for the lower resistor  $(R_{16})$ and then select the upper resistor  $(R_{15})$  to set the desired output voltage.

Note that the maximum voltage in an application is determined by the boost converter's output voltage and the voltage drop across the diodes and PNP transistor. For a typical application in which the positive charge pump is configured as a voltage doubler, the maximum output voltage is given by [Equation 7](#page-21-0).

$$
V_{GH(MAX)} = (2 \times V_{AVDD}) - (2 \times V_F) - V_{CE}
$$

<span id="page-21-0"></span>Where V<sub>AVDD</sub> is the output voltage of the boost converter,  $V_F$  is the forward voltage of each diode and V<sub>CF</sub> is the collector-emitter voltage of the PNP transistor (recommended to be at least 1 V, to avoid transistor saturation).

# **Selecting the PNP Transistor (Positive Charge Pump)**

The PNP transistor used to regulate  $V_{GH}$  should have a DC gain ( $h_{FE}$ ) of at least 100 when its collector current is equal to the charge pump's output current. The transistor should also be able to withstand voltages up to  $V_{GH}$ across its collector-emitter junction  $(V_{CE})$ .

The power dissipated in the transistor is given by [Equation 8.](#page-21-1) The transistor must be able to dissipate this power without its junction becoming too hot. Note that the ability to dissipate power depends heavily on adequate PCB thermal design.

$$
P_{Q} = \left[ \left( 2 \times V_{AVDD} \right) - \left( 2 \times V_{F} \right) - V_{GH} \right] \times I_{GH}
$$
\n(8)

<span id="page-21-1"></span>Where  $I<sub>GH</sub>$  is the *mean* (not RMS) output current drawn from the charge pump.

A pull-up resistor is also required between the transistor's base and emitter. The value of this resistor is not critical, but it should be large enough not to divert significant current away from the base of the transistor. A value of 100 kΩ is suitable for most applications.

# **Selecting the Diodes (Positive Charge Pump)**

Small-signal diodes can be used for most low current applications (<50 mA) and higher rated diodes for higher power applications. The average current through the diode is equal to the output current, so that the power dissipated in the diode is given by [Equation 9.](#page-21-2)

$$
P_{D} = I_{GH} \times V_{F}
$$

<span id="page-21-2"></span>The peak current through the diode occurs during start-up and for a few cycles may be as high as a few amps. However, this condition typically lasts for <1 ms and can be tolerated by many diodes whose repetitive current rating is much lower. The diodes' reverse voltage rating should be equal to two times  $V_{AVDD}$ .



### **Table 3. Positive Charge Pump Diode Selection**

## **Selecting the Capacitors (Positive Charge Pump)**

For lowest output voltage ripple, low-ESR ceramic capacitors are recommended. The actual value is not critical and values in the range 1  $\mu$ F to 10  $\mu$ F are suitable for most applications. Larger capacitors provide better performance in applications where large load transient currents are present.

(9)

(7)

A flying capacitor in the range 100 nF to 1  $\mu$ F is suitable for most applications. Larger values experience a smaller voltage drop by the end of each switching cycle, and allow higher output voltages and/or currents to be achieved. Smaller values tend to be physically smaller and a bit cheaper. For best performance, it is recommended to include a resistor of a few ohms (2  $\Omega$  is a good value to start with) in series with the flying capacitor to limit peak currents occurring at the instant of switching.

## **Temperature Compensation (Positive Charge Pump)**

The output voltage ( $V_{GH}$ ) of the positive charge pump controller is defined by two voltages and two temperatures, as illustrated in [Figure 37](#page-22-0). The temperature compensation scheme is optimized for use with 10 kΩ NTC thermistors.



**Figure 37. Positive Charge Pump Temperature Compensation**

<span id="page-22-0"></span>The error amplifier's non-inverting input, which is the reference voltage for  $V_{GH}$ , is derived from the FBPH and RNTC pins. A higher reference voltage generates a higher  $V_{GH}$ .

 $V_{GH(CO|D)}$  is determined by the resistor connected to the FBPH and FBP pins:

$$
V_{GH(COLD)} = I_{FBPH} \times R_{10} \times \left(1 + \frac{R_{15}}{R_{16}}\right)
$$
\n(10)

<span id="page-22-1"></span> $V<sub>GH(HOT)</sub>$  is set by an internal clamping circuit and the resistor divider connected to the FBP pin:

$$
V_{GH(HOT)} = V_{REF} \times \left(1 + \frac{R_{15}}{R_{16}}\right)
$$
\n(11)

The NTC network connected to the RNTC pin defines the temperatures  $\mathsf{T}_1$  and  $\mathsf{T}_2$ .

Temperature compensation can be disabled by connecting a 10 kΩ resistor between the FBPH pin and AGND and by tying the RNTC pin directly to AGND, in which case [Equation 11](#page-22-1) should be used to calculate  $V_{GH}$ .

Suppose a circuit with the following characteristics is required:

SLVSAC1 –SEPTEMBER 2010 **www.ti.com**



# **Example**

A Microsoft Excel spreadsheet is available that allows easy calculation of temperature compensation components and eliminates the need for the following expressions to be calculated manually. Contact the factory to receive a free copy.

Suppose a circuit with the following characteristics is required:

 $T_1 = 40^{\circ}C$  $T_2 = 60^{\circ}C$  $V_{GH(COLD)} = 28$  V  $V_{GH(HOT)} = 20 V$ 

- 1. The first step is to calculate the resistance of the NTC at temperatures  $T_1$  and  $T_2$ At temperature T<sub>1</sub>,  $R_{\text{NTC(T1)}}$  = 5302 Ω At temperature T<sub>2</sub>, R<sub>NTC(T2)</sub> = 2486 Ω
- 2. The next step is to calculate the feedback resistors  $R_{15}$  and  $R_{16}$  as follows:

$$
\frac{R_{15}}{R_{16}} = \frac{V_{GH(HOT)}}{V_{REF}} - 1
$$

$$
\frac{R_{15}}{R_{16}} = \frac{20V}{1.24V} - 1 = 15.13 V
$$
\n(12)

Suitable standard values from the E96 series would be R<sub>15</sub> = 19.6 kΩ and R<sub>16</sub> = 1.3 kΩ. With these values, the current through the feedback divider is of the order of 1mA and the nominal output voltage at high temperatures is:

$$
V_{GH(HOT)} = V_{REF} \times \left(\frac{R_{15}}{R_{16}} + 1\right)
$$
  

$$
V_{GH(HOT)} = 1.24 \text{ V} \times \left(\frac{19.6 \text{ k}\Omega}{1.3 \text{ k}\Omega} + 1\right) = 19.94 \text{ V}
$$
 (13)

3. Now calculate  $V_{FBPH}$  as follows:

$$
V_{FBPH} = V_{GH(HOT)} \times \left(\frac{R_{16}}{R_{15} + R_{16}}\right)
$$

$$
V_{FBPH} = 28 \text{ V} \times \left(\frac{1.3 \text{ k}\Omega}{19.6 \text{ k}\Omega + 1.3 \text{ k}\Omega}\right) = 1.742 \text{ V}
$$
\n(14)

The value of  $R_{10}$  required to generate  $V_{FBPH}$  can now be calculated, as follows:

$$
R_{10} = \frac{V_{FBPH}}{I_{FBPH}}
$$
  

$$
R_{10} = \frac{1.742 \text{ V}}{200 \text{ }\mu\text{A}} = 8.71 \text{ k}\Omega
$$
 (15)

 $R_{10} = \frac{V}{I_F}$ 



Two 17.4 kΩ resistors in parallel would be suitable for R<sub>10</sub>, giving an output voltage at low temperatures given by:

$$
V_{GH(COLD)} = I_{FBPH} \times R_{10} \times \left(\frac{R_{15}}{R_{16}} + 1\right)
$$
  

$$
V_{GH(COLD)} = 200 \mu A \times \frac{17.4 \ k\Omega}{2} \times \left(\frac{19.6 \ k\Omega}{1.3 \ k\Omega} + 1\right) = 28.0 \ V
$$
 (16)

The value of  $R_{12}$  can be calculated by solving a standard quadratic equation:

$$
R_{12} = \frac{-b \pm \sqrt{b^2 - 4 \times a \times c}}{2 \times a}
$$
 (17)

Where:

$$
a = \frac{I_{SET}}{V_{FBPH} - V_{L}} \times (R_{NTC(T1)} - R_{NTC(T2)}) - 1
$$
  

$$
a = \frac{200 \mu A}{1.74 \text{ V} - 1.24 \text{ V}} \times (5.30 \text{ k}\Omega - 2.49 \text{ k}\Omega) - 1 = 0.124
$$

$$
\begin{aligned} b &= R_{T1} + R_{T2} \\ b &= 5.30 \ k\Omega + 2.49 \ k\Omega = 7.79 \ k\Omega \end{aligned}
$$

$$
\begin{aligned} c &= R_{T1} \times R_{T2} \\ c &= 5.30 \text{ k}\Omega \times 2.49 \text{ k}\Omega = 13.2 \times 10^6 \text{ }\Omega^2 \end{aligned}
$$

Using the coefficients a, b, and c we can solve for  $R_{12}$ :

$$
R_{12} = \frac{7.79 \text{ k}\Omega + \sqrt{7.79 \text{ k}\Omega^2 + 4 \times 0.124 \times 13.2 \times 10^6 \Omega^2}}{2 \times 0.124}
$$
  

$$
R_{12} = 64.5 \text{ k}\Omega
$$

A standard value of 64.9 kΩ can be used for  $R_{12}$ .

4. The final step is to calculate the value of  $R_{11}$  using [Equation 11.](#page-22-1)

$$
R_{11} = \frac{V_{REF}}{I_{RNTC}} - \frac{R_{T2} \times R_{12}}{R_{T2} + R_{12}}
$$

$$
R_{11} = \frac{1.24 \text{ V}}{200 \text{ }\mu\text{A}} - \frac{2.49 \text{ k}\Omega \times 64.9 \text{ k}\Omega}{2.49 \text{ k}\Omega + 64.9 \text{ k}\Omega} = 3.8 \text{ k}\Omega
$$

(18)

A standard value of 3.83 kΩ can be used for  $R_{12}$ .

[Figure 38](#page-25-0) shows the temperature dependence of  $V_{GH}$  resulting from the above calculated values.





**Figure 38. Temperature Compensated VGH**

# <span id="page-25-0"></span>**Short-Circuit Protection (Positive Charge Pump)**

During start-up, the positive charge pump limits the current available from V<sub>GH</sub> until V<sub>FBP</sub> > 124 mV. If V<sub>FBP</sub> is still less than 124 mV after 15 ms, the boost converter, and positive and negative charge pumps are disabled and the GD pin latched high. Either  $V_{IN}$  or EN must be cycled to recover normal operation.

During normal operation (i.e. once the positive charge pump has reached its power good threshold) short circuits are detected if V<sub>FBP</sub> falls below 0.34 V (approx. 30% of V<sub>L</sub>). If this happens the boost converter and positive and negative charge pumps are disabled and the GD pin latched high. Either  $V_{IN}$  or EN must be cycled to recover normal operation.

# **Undervoltage Protection (Positive Charge Pump)**

During operation, if the output of the positive charge pump falls below its power good threshold for longer than 55ms, the TPS65149 will detect an undervoltage condition and turn itself off.  $V_{\text{IN}}$  or EN must be cycled to recover normal operation.



### **Negative Charge Pump Controller**

The negative charge pump controller uses an external NPN transistor to regulate an external charge pump circuit. The controller is optimized for transistors having a DC gain ( $h_{FE}$ ) in the range 100 to 300. Regulation of the charge pump's output voltage is achieved by using the external transistor as a controlled current source whose output current depends on the voltage applied to the FBN pin. The higher the transistor's output current, the higher (i.e., more negative) the charge pump's output voltage.



**Figure 39. Negative Charge Pump Internal Block Diagram**

# **Setting the Output Voltage (Negative Charge Pump)**

<span id="page-26-0"></span>The negative charge pump's output voltage is programmed by a resistor divider according to [Equation 19](#page-26-0).

$$
V_{GL1} = -V_{REF} \times \frac{R_{13}}{R_{14}}
$$
 (19)

Rearranging [Equation 19,](#page-26-0) the values of  $R_{13}$  and  $R_{14}$  can be easily calculated.

$$
R_{13} = R_{14} \times \frac{|V_{GL1}|}{V_{REF}}
$$
 (20)

Because of its limited output current capability, it is recommended to keep the current drawn from the VL pin below 250 µA to achieve best accuracy. A good approach is to use a value of at least 5.1 kΩ for the lower resistor  $(R_{14})$  and then select the upper resistor  $(R_{13})$  to set the desired output voltage. If a minimum charge pump load is desired (e.g. to improve regulation at very low load currents), it is best to add an additional resistor between  $V_{G11}$  and GND, rather than reduce the values of  $R_{13}$  and  $R_{14}$ .

Note that the maximum voltage in an application is determined by the boost converter's output voltage and the voltage drop across the diodes and NPN transistor. For a typical application in which the negative charge pump is configured as a voltage inverter, the maximum (i.e., most negative) output voltage is given by [Equation 21](#page-26-1).

$$
V_{GL1(MAX)} = -V_{AVDD} + (2 \times V_F) + V_{CE}
$$

<span id="page-26-1"></span>Where  $V_F$  is the forward voltage of each diode and  $V_{CE}$  is the collector-emitter voltage of the NPN transistor (recommended to be at least 1 V, to avoid transistor saturation).

(21)

SLVSAC1-SEPTEMBER 2010

# Selecting the NPN Transistor (Negative Charge Pump)

The NPN transistor used to regulate  $V_{G1}$  should have a DC gain ( $h_{FF}$ ) of at least 100 when its collector current is equal to the charge pump's output current. The transistor should also be able to withstand voltages up to  $V_{AVDD}$ across its collector-emitter  $(V_{CF})$ .

The power dissipated in the transistor is given by Equation 22. The transistor must be able to dissipate this power without its junction becoming too hot. Note that the ability to dissipate power depends heavily on adequate PCB thermal design.

$$
P_{Q} = \left[ V_{AVDD} - (2 \times V_{F}) - |V_{GL1}| \right] \times I_{GL1}
$$
 (22)

<span id="page-27-0"></span>Where  $I_{GL}$  is the *mean* (not RMS) output current drawn from the charge pump.

# Selecting the Diodes (Negative Charge Pump)

Small-signal diodes can be used for most low current applications (<50 mA) and higher rated diodes for higher power applications. The average current through the diode is equal to the output current, so that the power dissipated in the diode is given by Equation 23.

$$
P_D = I_{GL1} \times V_F
$$

<span id="page-27-1"></span>The peak current through the diode occurs during start-up and for a few cycles may be as high as a few amps. However, this condition typically lasts for <1 ms and can be tolerated by many diodes whose repetitive current rating is much lower. The diodes' reverse voltage rating should be equal to at least  $2 \times V_{AVDD}$ .



### Table 4. Negative Charge Pump Diode Selection

**Selecting the Capacitors (Negative Charge Pump)** 

For lowest output voltage ripple, low-ESR ceramic capacitors are recommended. The actual value is not critical and 1 µF to 10 µF is suitable for most applications. Larger capacitors provide better performance in applications where large load transient currents are present.

A flying capacitor in the range 100 nF to 1  $\mu$ F is suitable for most applications. Larger values experience a smaller voltage drop by the end of each switching cycle, and allow higher output voltages and/or currents to be achieved. Smaller values tend to be physically smaller and a bit cheaper.

A collector capacitor in the range 100 nF to 1 µF is suitable for most applications. Larger values are more suitable for high current applications but can affect stability if they are too big.

# **Short-Circuit Protection (Negative Charge Pump)**

During start-up the negative charge pump limits the current available from  $V_{GL1}$  until  $V_{FBN}$  is less than 794 mV. If  $V_{FBN}$  is still less than 794 mV after  $\approx$ 20 ms<sup>(1)</sup>, the boost converter, and positive and negative charge pumps are disabled, and the GD pin latched high. Either  $V_{\text{IN}}$  or EN must be cycled to recover normal operation.

During normal operation (i.e., once the negative charge pump has reached its power good threshold), short circuits are detected if  $V_{FBN}$  rises above 850 mV. If this happens, the boost converter, and positive and negative charge pumps are disabled, and the GD pin latched high. Either V<sub>IN</sub> or EN must be cycled to recover normal operation.

# **Undervoltage Protection (Negative Charge Pump)**

During operation, if the output of the negative charge pump falls below its power good threshold for longer than 55ms, the TPS65149 will detect an undervoltage condition and turn itself off. V<sub>IN</sub> or EN must be cycled to recover normal operation.

Actually 10ms after the boost converter's power good.  $(1)$ 

2)

 $(23)$ 



# **Reset Generator (XAO)**

The TPS65149 generates an open-drain reset signal that can be used to disable the T-CON during power-down. The XAO signal is pulled low when  $\sf{V}_{\sf DET} < V_L$  and is high impedance when  $\sf{V}_{\sf DET} > V_L$  (+ hysteresis). The reset generator is not disabled when  $V_{\text{IN}}$  falls below the UVLO threshold, and continues to function down to very low values of  $V_{IN}$ .

## **Programmable VCOM**

The TPS65149 contains a programmable  $V_{COM}$  generator (see [Figure 40](#page-28-0)). The output voltage generated ( $V_{DVRO}$ ) can be adjusted during using the integrated 7-bit DAC, which can be accessed via an I<sup>2</sup>C serial interface. The programmable  $V_{COM}$  is enabled when  $\overline{V}_{IN}$  >  $V_{UVLO}$  and EN = high.



**Figure 40. Programmable V<sub>COM</sub> Buffer Internal Block Diagram** 

<span id="page-28-0"></span>Once the optimum  $V_{COM}$  value has been determined, it can be stored in the on-chip EEPROM. The DAC will be programmed with this value every time the TPS65149 is powered up.

### **NOTE**

The factory default DAC setting is 40h, which is the midpoint of the adjustment range.

# **Programming V<sub>COM</sub>**

The maximum value of  $V_{COM}$  occurs when the DAC setting is 0 and is determined by  $R_{17}$  and  $R_{18}$  connected between  $V_{AVDD}$  and GND as follows:

$$
V_{COM(MAX)} = \frac{R_{18}}{R_{17} + R_{18}} \times V_{AVDD}
$$
 (24)

The maximum current that can be sunk from the POS pin occurs when the DAC setting is 7Fh and is given by:

$$
I_{\text{SET}} = \frac{V_{\text{AVDD}}}{20 \times R_{19}} \tag{25}
$$

The current that will be sunk from the POS pin for a given DAC setting N is given by:

$$
I_{POS} = \frac{N}{127} \times I_{SET} \tag{26}
$$

where N is a 7-bit integer between 0 and 127 (decimal).

SLVSAC1 –SEPTEMBER 2010 **www.ti.com**



The  $V_{COM}$  generated for a given DAC setting N is therefore given by:

$$
V_{COM} = V_{AVDD} \times \frac{R_{18}}{R_{17} + R_{18}} \times \left(1 - \frac{N \times R_{17}}{127 \times 20 \times R_{19}}\right)
$$
(27)

# **DAC Register (DR)**

The DAC Register (DR) contains the current 7-bit setting of the DAC. This register can be written to and read from at any time.

During power-up the contents of the IVR are written into the DR. The contents of the DR are volatile, which means that if they have been changed from the IVR value, they will be lost when power to the TPS65149 is removed.

## **Initial Value Register (IVR)**

The Initial Value Register (IVR) contains the 7-bit setting that is loaded into the DAC during power-up. This register can only be written to when the WP pin is high, and cannot be read from directly. The IVR can be read from indirectly by reading the DR immediately after power-up, before any write operations to the DR have been performed.

### **Write Protect**

The TPS65149 features an active low Write Protection pin (WP) that prevents any changes to the IVR when tied GND. The  $\overline{\text{WP}}$  pin should be pulled high to allow the desired  $\text{V}_{\text{COM}}$  setting to be stored in the EEPROM, and then tied to GND (to prevent further changes) before the display is finally shipped.

The WP pin features is internally pulled down to inhibit write operations if accidentally left floating.

The internal circuitry derives the EEPROM programming voltage from  $V_{AVDD}$ . The AVDD pin must therefore be connected to the boost converter output and the EN pin must be high during EEPROM write operations.

# **I <sup>2</sup>C Interface**

The TPS65149 features an I<sup>2</sup>C serial interface that allows the contents of the IVR and DR to be read from and written to. The TPS65149 is configured as a slave device that supports 7-bit addressing and whose 7-bit address is 4Fh. Standard and Fast modes of operation are supported.

During normal operation the DAC contains the data last written to the IC. During power-up the contents of the IVR are loaded into the DAC.

Two write operations are possible:

- To the DAC when the LSB of the data word is "1"
- To the IVR when the LSB of the data word is "0"

A read operation always reads data from the DR. This data is the same as the IVR if the read operation is performed immediately after a write operation to the DR and the IVR. During a read operation, when the DR and IVR contents are the same the LSB is "0", when they are different, the LSB is "1".

During an EEPROM write operation the TPS65149 ignores all further attempts to access its slave address until the current write operation has finished.



- **Example Writing 77h to DR**
- 1. Bus Master sends START condition.
- 2. Bus Master sends 9Eh (slave address plus low  $R/\overline{W}$  bit).
- 3. TPS65149 acknowledges.
- 4. Bus Master sends EFh (data to be written plus LSB = "1").
- 5. TPS65149 acknowledges.
- 6. Bus Master sends STOP condition



**Figure 41. Writing 77h to DAC Register (DR)**

# **Example – Writing 77h to IVR**

- 1. Bus Master sends START condition.
- 2. Bus Master sends 9Eh (slave address plus low  $R/\overline{W}$  bit).
- 3. TPS65149 acknowledges.
- 4. Bus Master sends EEh (data to be written plus LSB = "0").
- 5. TPS65149 acknowledges.
- 6. Bus Master sends STOP condition



**Figure 42. Writing 77h to Initial Value Register (IVR)**

# **Example – Reading from DR when DR and IVR Contents are Identical**

- 1. Bus Master sends START condition.
- 2. Bus Master sends 9Fh (slave address plus high  $R/\overline{W}$  bit).
- 3. TPS65149 acknowledges.
- 4. Bus Master sends EEh from DR (LSB = "0").
- 5. Master does not acknowledge.
- 6. Bus Master sends STOP condition



**Figure 43. Reading 77h from DAC Register when DR and IVR Contents are the Same**



SLVSAC1 –SEPTEMBER 2010 **www.ti.com**

# **Example – Reading from DR when DR and IVR Contents are Different**

- 1. Bus Master sends START condition.
- 2. Bus Master sends  $9Fh$  (slave address plus high  $R/\overline{W}$  bit).
- 3. TPS65149 acknowledges.
- 4. Bus Master sends EFh from DR (LSB = "1").
- 5. Master does not acknowledge.
- 6. Bus Master sends STOP condition



**Figure 44. Reading 77h from DAC Register when DR and IVR Contents are Different**

# **Level Shifters**

The TPS65149 contains eight level shifter channels (see [Figure 45\)](#page-31-0). Each channel features a logic-level input stage and a high-level output stage powered from  $V_{GH}$  and  $V_{GL1}$ . The output stages are capable of generating high peak currents to drive the capacitive loads typically present in an LCD panel. Because the capacitive load typically connected to the STV and RESET channels is relatively small, the peak current available from these two channels is slightly lower than that available from the CLK channels.

During power-up, the level shifter outputs track  $V_{GL1}$ . During power-down, the level shifter outputs track  $V_{GH}$ . Power-up and power-down conditions are determined by the  $V_{\text{DET}}$  threshold of the panel discharge function, which also controls the level shifter channels during power-up and power-down.



<span id="page-31-0"></span>**Figure 45. Level Shifter Block Diagram**



## **Panel Discharge**

In addition to the eight level shifter channels described above, the TPS65149 contains two level shifter outputs specifically intended for discharging the LCD panel during power-down (see [Figure 46](#page-32-0)). The discharge channels share the input signal connected to the VDET pin, which is compared with V<sub>L</sub>. The discharge output stages are identical except that DSCHG1 uses  $V_{GL1}$  for its negative supply rail and DSCHG2 uses  $V_{GL2}$ . [Figure 47](#page-33-0) to [Figure 50](#page-36-0) show the discharge behaviour during power-up and power-down.



**Figure 46. Discharge Internal Bock Diagram**

# <span id="page-32-0"></span>**Power Supply Sequencing (Boost, Charge Pumps and V<sub>com</sub> Generator)**

- When  $V_{IN}$  <  $V_{UNI O}$ , all functions are disabled.<sup>(1)</sup>
- When  $V_{IN} > V_{UVLO}$ , all functions are disabled if EN is low.
- When  $V_{IN}$  >  $V_{UVLO}$  and EN goes high, the boost converter, negative charge pump and  $V_{COM}$  generator are enabled first. When the output of the boost converter reaches its power good threshold, the positive charge pump is enabled.
- If EN goes low, all functions are disabled.

# **Power Supply Sequencing (Level Shifters)**

- During power-up, when  $\mathsf{V}_{\mathsf{DET}}$  is below its input threshold, the level shifter outputs track  $\mathsf{V}_{\mathsf{GH}}$ .<sup>(2)</sup>
- During normal operation, when  $V_{\text{DET}}$  is above its input threshold, the level shifter outputs follow their inputs.
- During power-down, when  $V_{\text{DFT}}$  falls below its input threshold, the level shifter outputs track  $V_{\text{GH}}$ .

# **Power Supply Sequencing (Panel Discharge)**

- During power-up, when  $V_{DET}$  is below its input threshold, DSCHG1 tracks  $V_{GL1}$  and DSCHG2 tracks  $V_{GL2}$ .
- During normal operation, when  $V_{DET}$  is above its input threshold, DSCHG1 tracks  $V_{GL1}$  and DSCHG2 tracks  $V_{GL2}$ .
- During power-down, when  $V_{DET}$  falls below its input threshold, DSCHG1 and DSCHG2 track  $V_{GH}$ .

# **Power Supply Sequencing (/XAO)**

- During power-up, when  $V_{\text{DET}}$  is still below its input threshold,  $\overline{XAO}$  is pulled low.
- During normal operation, when  $V_{\text{DET}}$  is above its input threshold,  $\overline{XAO}$  is high impedance.
- During power-down, when  $V_{\text{DET}}$  falls below its input threshold,  $\overline{XAO}$  is pulled low.
- (1) The panel discharge and level shifter discharge functions continue to function for as long as there is sufficient operating voltage on V<sub>GH</sub>,  $V_{GL1}$  and  $V_{GL2}$
- (2) The panel discharge and level shifter discharge functions continue to function for as long as there is sufficient operating voltage on V<sub>GH</sub>, V<sub>GL1</sub> and V<sub>GL2</sub>





<span id="page-33-0"></span>Figure 47. Power Supply Sequencing Using EN Pin,  $V_{DET}$  <  $V_{UVLO}$ 



**www.ti.com** SLVSAC1 – SEPTEMBER 2010



Figure 48. Power Supply Sequencing Using EN Pin,  $V_{DET} > V_{UVLO}$ 





Figure 49. Power Supply Sequencing with EN Pin Tied to V<sub>IN</sub>, V<sub>DET</sub> < V<sub>UVLO</sub>



**www.ti.com** SLVSAC1 – SEPTEMBER 2010



Figure 50. Power Supply Sequencing with EN Pin Tied to  $V_{IN}$ ,  $V_{DET}$  >  $V_{UVLO}$ 

# <span id="page-36-0"></span>**Undervoltage Lockout**

The TPS65149 features an undervoltage lockout (UVLO) function that disables the LCD bias functions if the supply voltage  $(V_{IN})$  is below the minimum needed for correct operation  $(V_{UVLO})$ .

# **Thermal Shutdown**

A thermal shutdown function automatically disables all LCD bias functions if the device's junction temperature exceeds the safe maximum. The device automatically starts operating again once it has cooled down.













# **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**(2)** Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check<http://www.ti.com/productcontent>for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices mav have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **MECHANICAL DATA**



NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. А.

- В. This drawing is subject to change without notice.
- Quad Flatpack, No-leads (QFN) package configuration. C.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions. E.



# RSH (S-PVQFN-N56)

# PLASTIC QUAD FLATPACK NO-LEAD



NOTE: All linear dimensions are in millimeters



RSH (S-PVQFN-N56)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES: All linear dimensions are in millimeters. А.

- **B.** This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.





www.ti.com 10-Dec-2020

# **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**(6)** Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **GENERIC PACKAGE VIEW**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



# **MECHANICAL DATA**



NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. А.

- В. This drawing is subject to change without notice.
- Quad Flatpack, No-leads (QFN) package configuration. C.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions. E.



# RSH (S-PVQFN-N56)

# PLASTIC QUAD FLATPACK NO-LEAD



NOTE: All linear dimensions are in millimeters



RSH (S-PVQFN-N56)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES: All linear dimensions are in millimeters. А.

- **B.** This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



#### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html\)](http://www.ti.com/legal/termsofsale.html) or other applicable terms available either on [ti.com](http://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated