







CSD13383F4 SLPS517C - DECEMBER 2014 - REVISED FEBRUARY 2022

CSD13383F4 12 V N-Channel FemtoFET™ MOSFET

1 Features

- Low on-resistance
- Ultra low Q_g and Q_{gd}
- Ultra-small footprint (0402 case size)
 - 1.0 mm × 0.6 mm
- Low profile
 - 0.36 mm height
- Integrated ESD protection diode
 - Rated >2 kV HBM
 - Rated >2 kV CDM
- Lead and halogen free
- RoHS compliant

2 Applications

- Optimized for load switch applications
- Optimized for general purpose Switching **Applications**
- Single-cell battery applications
- Handheld and mobile applications

3 Description

This 37 mΩ, 12 V N-channel FemtoFET™ MOSFET technology is designed and optimized to minimize the footprint in many handheld and mobile applications. This technology is capable of replacing standard small signal MOSFETs while providing at least a 60% reduction in footprint size.




Figure 3-1. Typical Part Dimensions

Product Summary

T _A = 25°	С	TYPICAL VA	UNIT				
V _{DS}	Drain-to-Source Voltage 12						
Qg	Gate Charge Total (4.5 V)	2.0		nC			
Q _{gd}	Gate Charge Gate-to-Drain	Charge Gate-to-Drain 0.6					
P	Drain-to-Source On-Resistance	V _{GS} = 2.5 V	53	mΩ			
R _{DS(on)}	Diani-to-Source Off-Resistance	V _{GS} = 4.5 V	37	11152			
V _{GS(th)}	Threshold Voltage	1.0	V				

Ordering Information

DEVICE ⁽¹⁾	QTY	MEDIA	PACKAGE	SHIP
CSD13383F4	3000	7-Inch	Femto (0402) 1.0 mm ×	Tape and
CSD13383F4T	250	Reel	0.6 mm SMD Lead Less	Reel

For all available packages, see the orderable addendum at the end of the data sheet.

Absolute Maximum Ratings

T _A = 25	°C	VALUE	UNIT
V _{DS}	Drain-to-Source Voltage	12	V
V _{GS}	Gate-to-Source Voltage	±10	V
I _D	Continuous Drain Current ⁽¹⁾	2.9	Α
I _{DM}	Pulsed Drain Current ⁽¹⁾ (2)	18.5	Α
	Continuous Gate Clamp Current	25	mA
l _G	Pulsed Gate Clamp Current ⁽¹⁾ (2)	250	IIIA
PD	Power Dissipation	500	mW
ESD	Human Body Model (HBM)	2	kV
Rating	Charged Device Model (CDM)	2	kV
T _J , T _{stg}	Operating Junction Temperature Storage Temperature	-55 to 150	°C
E _{AS}	Avalanche Energy, single pulse I_D = 6.7, L = 0.1 mH, R_G = 25 Ω	2.2	mJ

- Typical $R_{\theta JA} = 250^{\circ} C/W$.
- Pulse duration ≤100 µs, duty cycle ≤1%.




Figure 3-2. Top View



Table of Contents

4 Revision History 2 6.4 C 5 Specifications 3 7 Mecl 5.1 Electrical Characteristics 3 7.1 N	Recommended Minimum PCB Layout
---	--------------------------------

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision B (December 2017) to Revision C (February 2022)	Page
•	Changed ultra-low profile bullet from 0.35 mm to 0.36 mm in height	1
•	Updated ultra-low profile image height from 0.35 mm to 0.36 mm	1
•	Changed ultra-low profile image height from 0.35 mm to 0.36 mm	8
	Added FemtoFET Surface Mount Guide note	

Cł	hanges from Revision A (January 2016) to Revision B (December 2017)	Page
•	Changed I _{DM} value From: 27 A To: 18.5 A in the <i>Absolute Maximum Ratings</i> table	
•	Updated Figure 5-1.	
	Updated Figure 5-10 using Typ R _{0JA} = 250°C/W.	
	Updated all mechanical drawings, increased the size of the pads in the Section 7.3 section	



5 Specifications

5.1 Electrical Characteristics

(T_A = 25°C unless otherwise stated)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC	CHARACTERISTICS				-	
BV _{DSS}	Drain-to-source voltage	V _{GS} = 0 V, I _{DS} = 250 μA	12			V
I _{DSS}	Drain-to-source leakage current	V _{GS} = 0 V, V _{DS} = 9.6 V			1	μΑ
I _{GSS}	Gate-to-source leakage current	V _{DS} = 0 V, V _{GS} = 10 V			10	μA
V _{GS(th)}	Gate-to-source threshold voltage	V _{DS} = V _{GS} , I _{DS} = 250 μA	0.70	1.00	1.25	V
	Drain to course on registence	V _{GS} = 2.5 V, I _{DS} = 0.5 A		53	65	mΩ
R _{DS(on)}	Drain-to-source on-resistance	V _{GS} = 4.5 V, I _{DS} = 0.5 A		37	44	mΩ
g _{fs}	Transconductance	V _{DS} = 6 V, I _{DS} = 0.5 A		5.4		S
DYNAMI	C CHARACTERISTICS					
C _{iss}	Input capacitance			224	291	pF
C _{oss}	Output capacitance	$V_{GS} = 0 \text{ V, } V_{DS} = 6 \text{ V,}$ f = 1 MHz		68	88	pF
C _{rss}	Reverse transfer capacitance	, <u>-</u>		47	61	pF
R _G	Series gate resistance			240		Ω
Qg	Gate charge total (4.5 V)			2.0	2.6	nC
Q _{gd}	Gate charge gate-to-drain	V =6.V L = 0.5.A		0.6		nC
Q _{gs}	Gate charge gate-to-source	$V_{DS} = 6 \text{ V}, I_{DS} = 0.5 \text{ A}$		0.4		nC
Q _{g(th)}	Gate charge at V _{th}			0.1		nC
Q _{oss}	Output charge	V _{DS} = 6 V, V _{GS} = 0 V		0.9		nC
t _{d(on)}	Turn on delay time			46		ns
t _r	Rise time	V _{DS} = 6 V, V _{GS} = 4.5 V,		122		ns
t _{d(off)}	Turn off delay time	$I_{DS} = 0.5 \text{ A}, R_G = 2 \Omega$		250		ns
t _f	Fall time			290		ns
DIODE C	CHARACTERISTICS		<u> </u>		'	
V _{SD}	Diode forward voltage	I _{SD} = 0.5 A, V _{GS} = 0 V		0.7	1.0	V

5.2 Thermal Information

(T_A = 25°C unless otherwise stated)

		THERMAL METRIC	MIN	TYP	MAX	UNIT
		n-to-ambient thermal resistance ⁽¹⁾		90		°C/W
	Junction	n-to-ambient thermal resistance ⁽²⁾		250		C/VV


⁽¹⁾ Device mounted on FR4 material with 1 inch² (6.45 cm²), 2 oz. (0.071 mm thick) Cu.


5.3 Typical MOSFET Characteristics


(T_A = 25°C unless otherwise stated)


⁽²⁾ Device mounted on FR4 material with minimum Cu mounting area.















Figure 5-4. Gate Charge

 $I_D = 0.5 A V_{DS} = 6 V$

D004







Figure 5-6. Threshold Voltage vs Temperature




10 T_C = 25°C T_C = 125°C I_{SD} - Source-to-Drain Current (A) 0.1 0.01 0.001 0.0001 2 0.3 0.4 0.5 0.6 0.7 V_{SD} - Source-to-Drain Voltage (V)

Voltage

Figure 5-8. Normalized On-State Resistance vs **Temperature**

Figure 5-9. Typical Diode Forward Voltage






Figure 5-10. Maximum Safe Operating Area (SOA)

Figure 5-11. Single Pulse Unclamped Inductive **Switching**




Figure 5-12. Maximum Drain Current vs Temperature

6 Device and Documentation Support

6.1 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

6.2 Trademarks

FemtoFET[™] is a trademark of Texas Instruments.

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

6.3 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

6.4 Glossary


TI Glossary

This glossary lists and explains terms, acronyms, and definitions.


7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

7.1 Mechanical Dimensions









- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- B. This drawing is subject to change without notice.
- C. This package is a Pb-free bump design. Bump finish may vary. To determine the exact finish, refer to the device data sheet or contact a local TI representative.

7.2 Recommended Minimum PCB Layout



- A. All dimensions are in millimeters.
- B. For more information, see FemtoFET Surface Mount Guide (SLRA003D).

7.3 Recommended Stencil Pattern



SOLDER PASTE EXAMPLE

- A. All dimensions are in millimeters.
- B. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

www.ti.com 11-Jan-2022

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CSD13383F4	ACTIVE	PICOSTAR	YJC	3	3000	RoHS & Green	NIAU	Level-1-260C-UNLIM		GC	Samples
CSD13383F4T	ACTIVE	PICOSTAR	YJC	3	250	RoHS & Green	NIAU	Level-1-260C-UNLIM	-55 to 150	GC	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet J\$709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM


www.ti.com 11-Jan-2022

PACKAGE MATERIALS INFORMATION

www.ti.com 7-Sep-2021

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

ni umensions are normita												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD13383F4	PICOST AR	YJC	3	3000	178.0	8.4	0.7	1.1	0.46	4.0	8.0	Q2
CSD13383F4	PICOST AR	YJC	3	3000	180.0	8.4	0.7	1.1	0.46	4.0	8.0	Q2
CSD13383F4T	PICOST AR	YJC	3	250	180.0	8.4	0.7	1.1	0.46	4.0	8.0	Q2
CSD13383F4T	PICOST AR	YJC	3	250	178.0	8.4	0.7	1.1	0.46	4.0	8.0	Q2

www.ti.com 7-Sep-2021



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSD13383F4	PICOSTAR	YJC	3	3000	220.0	220.0	35.0
CSD13383F4	PICOSTAR	YJC	3	3000	182.0	182.0	20.0
CSD13383F4T	PICOSTAR	YJC	3	250	182.0	182.0	20.0
CSD13383F4T	PICOSTAR	YJC	3	250	220.0	220.0	35.0

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated