# 8-Bit Addressable Latch/1-of-8 Decoder CMOS Logic Level Shifter

# with LSTTL-Compatible Inputs

The MC74VHCT259 is an 8-bit Addressable Latch fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation.

The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output.

The VHC259 is designed for general purpose storage applications in digital systems. The device has four modes of operation as shown in the mode selection table. In the addressable latch mode, the signal on Data In is written into the addressed latch. The addressed latch follows the data input with all non–addressed latches remaining in their previous states. In the memory mode, all latches remain in their previous state and are unaffected by the Data or Address inputs. In the one–of–eight decoding or demultiplexing mode, the addressed output follows the state of Data In with all other outputs in the LOW state. In the Reset mode, all outputs are LOW and unaffected by the address and data inputs. When operating the VHCT259 as an addressable latch, changing more than one bit of the address could impose a transient wrong address. Therefore, this should only be done while in the memory mode.

The VHCT inputs are compatible with TTL levels. This device can be used as a level converter for interfacing 3.3 V to 5.0 V because it has full 5.0 V CMOS level output swings.

The VHCT259A input structures provide protection when voltages between 0 V and 5.5 V are applied, regardless of the supply voltage. The output structures also provide protection when  $V_{\rm CC}=0$  V. These input and output structures help prevent device destruction caused by supply voltage–input/output voltage mismatch, battery backup, hot insertion, etc.

#### **Features**

- High Speed:  $t_{PD} = 7.6 \text{ ns (Typ)}$  at  $V_{CC} = 5.0 \text{ V}$
- Low Power Dissipation:  $I_{CC} = 2 \mu A$  (Max) at  $T_A = 25$ °C
- TTL-Compatible Inputs:  $V_{IL} = 0.8 \text{ V}$ ;  $V_{IH} = 2.0 \text{ V}$
- Power Down Protection Provided on Inputs and Outputs
- Pin and Function Compatible with Other Standard Logic Families
- Latchup Performance Exceeds 300 mA
- ESD Performance: HBM > 2000 V
- These Devices are Pb-Free and are RoHS Compliant



#### ON Semiconductor®

http://onsemi.com

#### MARKING DIAGRAMS



SOIC-16 D SUFFIX CASE 751B





TSSOP-16 DT SUFFIX CASE 948F



A = Assembly Location

WL, L = Wafer Lot Y = Year WW, W = Work Week G or ■ = Pb-Free Package

(Note: Microdot may be in either location)

#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 7 of this data sheet.




Figure 1. Logic Diagram

Figure 2. Pin Assignment




Figure 3. IEC Logic Symbol

### **MODE SELECTION TABLE**

Enable	Reset	Mode
L	Н	Addressable Latch
Н	Н	Memory
L	L	8-Line Demultiplexer
Н	L	Reset

#### **LATCH SELECTION TABLE**

Addr	ess Ir	puts	Latch
С	В	Α	Addressed
L	L	L	Q0
L	L	Н	Q1
L	Н	L	Q2
L	Н	Н	Q3
Н	L	L	Q4
Н	L	Н	Q5
Н	Н	L	Q6
Н	Н	Н	Q7




Figure 4. Expanded Logic Diagram

#### **MAXIMUM RATINGS**

Symbol		Parameter	Value	Unit
V <sub>CC</sub>	Positive DC Supply Voltage		-0.5 to +7.0	V
V <sub>IN</sub>	Digital Input Voltage		-0.5 to +7.0	V
V <sub>OUT</sub>	DC Output Voltage	Output in 3–State High or Low State	-0.5 to +7.0 -0.5 to V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	Input Diode Current		-20	mA
lok	Output Diode Current		±20	mA
l <sub>out</sub>	DC Output Current, per Pin		± 25	mA
I <sub>CC</sub>	DC Supply Current, V <sub>CC</sub> and GND P	Pins	±75	mA
P <sub>D</sub>	Power Dissipation in Still Air	SOIC TSSOP	200 180	mW
T <sub>STG</sub>	Storage Temperature Range		-65 to +150	°C
V <sub>ESD</sub>	ESD Withstand Voltage	Human Body Model (Note 1) Machine Model (Note 2) Charged Device Model (Note 3)	>2000 >200 >200	V
I <sub>LATCHUP</sub>	Latchup Performance	Above V <sub>CC</sub> and Below GND at 125°C (Note 4)	±300	mA
$\theta_{JA}$	Thermal Resistance, Junction-to-Ar	mbient SOIC TSSOP	143 164	°C/W

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Tested to EIA/JESD22-A114-A
- 2. Tested to EIA/JESD22-A115-A
- 3. Tested to JESD22-C101-A
- 4. Tested to EIA/JESD78

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Characteristics	Min	Max	Unit	
V <sub>CC</sub>	DC Supply Voltage		4.5	5.5	V
V <sub>IN</sub>	DC Input Voltage		0	5.5	V
V <sub>OUT</sub>	DC Output Voltage	Output in 3–State High or Low State	0	5.5 V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature Range, all Package Types		-55	125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise or Fall Time	V <sub>CC</sub> = 5.0 V <u>+</u> 0.5 V	0	20	ns/V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

# DEVICE JUNCTION TEMPERATURE VERSUS TIME TO 0.1% BOND FAILURES

Junction Temperature °C	Time, Hours	Time, Years
80	1,032,200	117.8
90	419,300	47.9
100	178,700	20.4
110	79,600	9.4
120	37,000	4.2
130	17,800	2.0
140	8,900	1.0




Figure 5. Failure Rate vs. Time Junction Temperature

#### DC CHARACTERISTICS (Voltages Referenced to GND)

			V <sub>CC</sub>	Т	T <sub>A</sub> = 25°C		T <sub>A</sub> ≤	85°C	–55°C ≤ T	<b>T<sub>A</sub> ≤ 125°C</b>	
Symbol	Parameter	Condition	(V)	Min	Тур	Max	Min	Max	Min	Max	Unit
V <sub>IH</sub>	Minimum High-Level Input Voltage		4.5 to 5.5	2			2		2		V
V <sub>IL</sub>	Maximum Low-Level Input Voltage		4.5 to 5.5			0.8		0.8		0.8	V
V <sub>OH</sub>	Maximum High-Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = -50 \mu\text{A}$	4.5	4.4	4.5		4.4		4.4		V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = -8 \text{ mA}$	4.5	3.94			3.8		3.66		
V <sub>OL</sub>	Maximum Low–Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OL} = 50 \mu A$	4.5		0	0.1		0.1		0.1	V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = 8 \text{ mA}$	4.5			0.36		0.44		0.52	
I <sub>IN</sub>	Input Leakage Current	$V_{IN} = 5.5 \text{ V or GND}$	0 to 5.5			±0.1		±1.0		±1.0	μΑ
Icc	Maximum Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND	5.5			4.0		40.0		40.0	μΑ
I <sub>CCT</sub>	Additional Quiescent Supply Current (per Pin)	Any one input: $V_{IN} = 3.4 \text{ V}$ All other inputs: $V_{IN} = V_{CC} \text{ or GND}$	5.5			1.35		1.5		1.5	μΑ
I <sub>OPD</sub>	Output Leakage Current	V <sub>OUT</sub> = 5.5 V	0			0.5		5		5	μΑ

#### AC ELECTRICAL CHARACTERISTICS (Input $t_f = t_f = 3.0 \text{ns}$ )

			Т	A = 25°	С	<b>T</b> <sub>A</sub> = ≤ 85°C		-55°C ≤ T <sub>A</sub> ≤ 125°C			
Symbol	Parameter	Test Condi	Min	Тур	Max	Min	Max	Min	Max	Unit	
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, Data to Output	$V_{CC} = 3.3 \pm 0.3 V$	$C_L = 15pF$ $C_L = 50pF$		8.5 8.5	11.0 16.0	1.0 1.0	13.0 18.0	1.0 1.0	13.0 18.0	ns
	(Figures 6 and 11)	$V_{CC} = 5.0 \pm 0.5 V$	$C_L = 15pF$ $C_L = 50pF$		6.0 6.0	8.0 10.0	1.0 1.0	9.5 11.5	1.0 1.0	9.5 11.5	
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, Address Select	$V_{CC} = 3.3 \pm 0.3 V$	$C_L = 15pF$ $C_L = 50pF$		8.5 8.5	11.0 16.0	1.0 1.0	13.0 18.0	1.0 1.0	13.0 18.0	ns
	to Output (Figures 7 and 11)	$V_{CC} = 5.0 \pm 0.5 V$	$C_L = 15pF$ $C_L = 50pF$		6.0 8.5	8.0 10.0	1.0 1.0	9.5 11.5	1.0 1.0	9.5 11.5	
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, Enable to Output	$V_{CC} = 3.3 \pm 0.3 V$	$C_L = 15pF$ $C_L = 50pF$		8.5 8.5	11.0 16.0	1.0 1.0	13.0 18.0	1.0 1.0	13.0 18.0	ns
	(Figures 8 and 11)	$V_{CC} = 5.0 \pm 0.5 V$	$C_L = 15pF$ $C_L = 50pF$		6.0 8.5	8.0 10.0	1.0 1.0	9.5 11.5	1.0 1.0	9.5 11.5	
t <sub>PHL</sub>	Maximum Propagation Delay, Reset to Output	$V_{CC} = 3.3 \pm 0.3 V$	$C_L = 15pF$ $C_L = 50pF$		8.5 8.5	11.0 16.0	1.0 1.0	13.0 18.0	1.0 1.0	13.0 18.0	ns
	(Figures 9 and 11)	$V_{CC} = 5.0 \pm 0.5 V$	$C_L = 15pF$ $C_L = 50pF$		6.0 8.5	8.0 10.0	1.0 1.0	9.5 11.5	1.0 1.0	9.5 11.5	
C <sub>IN</sub>	Maximum Input Capacitance				6	10		10		10	pF

Ī			Typical @ 25°C, V <sub>CC</sub> = 5.0V	
	$C_{PD}$	Power Dissipation Capacitance (Note 5)	30	pF

<sup>5.</sup> C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I<sub>CC(OPR)</sub> = C<sub>PD</sub> • V<sub>CC</sub> • f<sub>in</sub> + I<sub>CC</sub>. C<sub>PD</sub> is used to determine the no–load dynamic power consumption; P<sub>D</sub> = C<sub>PD</sub> • V<sub>CC</sub><sup>2</sup> • f<sub>in</sub> + I<sub>CC</sub> • V<sub>CC</sub>.

### **TIMING REQUIREMENTS** (Input $t_r = t_f = 3.0 \text{ns}$ )

			T <sub>A</sub> = 25°C		<b>T</b> <sub>A</sub> = ≤ 85°C		<b>T</b> <sub>A</sub> = ≤ 125°C			
Symbol	Parameter	Test Conditions	Min	Тур	Max	Min	Max	Min	Max	Unit
t <sub>w</sub>	Minimum Pulse Width, Reset or Enable	$V_{CC} = 3.3 \pm 0.3 V$	5.0			5.5		5.5		ns
	(Figure 10)	$V_{CC} = 5.0 \pm 0.5 V$	5.0			5.5		5.5		
t <sub>su</sub>	Minimum Setup Time, Address or Data to Enable	$V_{CC} = 3.3 \pm 0.3 V$	4.5			4.5		4.5		ns
	(Figure 10)	$V_{CC} = 5.0 \pm 0.5 V$	3.0			3.0		3.0		
t <sub>h</sub>	Minimum Hold Time, Enable to Address or Data	$V_{CC} = 3.3 \pm 0.3 V$	2.0			2.0		2.0		ns
	(Figure 8 or 9)	$V_{CC} = 5.0 \pm 0.5 V$	2.0			2.0		2.0		
t <sub>r,</sub> t <sub>f</sub>	Maximum Input, Rise and Fall Times	$V_{CC} = 3.3 \pm 0.3 V$			400		300		300	ns
	(Figure 6)	$V_{CC} = 5.0 \pm 0.5 V$			200		100		100	




Figure 6. Switching Waveform

Figure 7. Switching Waveform




Figure 8. Switching Waveform

Figure 9. Switching Waveform





Figure 10. Switching Waveform



 $V_{CC}$ 

GND

 $V_{\text{CC}}$ 

GND

\*Includes all probe and jig capacitance


Figure 11. Test Circuit

### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC74VHCT259ADG	SOIC-16 (Pb-Free)	48 Units / Rail
MC74VHCT259ADR2G	SOIC-16 (Pb-Free)	2500 Tape & Reel
MC74VHCT259ADTG	TSSOP-16 (Pb-Free)	96 Units / Rail
MC74VHCT259ADTRG	TSSOP-16 (Pb-Free)	2500 Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# **MECHANICAL CASE OUTLINE**



**DATE 29 DEC 2006** 

- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI
- THE NOTION AND TOLETANOING FER ANSI'Y 14.5M, 1982.
  CONTROLLING DIMENSION: MILLIMETER.
  DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
- PHOI HUSION.

  MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

  DIMENSION D DOES NOT INCLUDE DAMBAR
  PROTRUSION. ALLOWABLE DAMBAR PROTRUSION

  SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D

  DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INCHES					
DIM	MIN	MAX	MIN	MAX				
Α	9.80	10.00	0.386	0.393				
В	3.80	4.00	0.150	0.157				
C	1.35	1.75	0.054	0.068				
D	0.35	0.49	0.014	0.019				
F	0.40	1.25	0.016	0.049				
G	1.27	BSC	0.050 BSC					
7	0.19	0.25	0.008	0.009				
K	0.10	0.25	0.004	0.009				
M	0°	7°	0°	7°				
Р	5.80	6.20	0.229	0.244				
R	0.25	0.50	0.010	0.019				

2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12.	COLLECTOR BASE EMITTER NO CONNECTION EMITTER BASE COLLECTOR COLLECTOR BASE EMITTER NO CONNECTION EMITTER BASE BASE BASE	2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12.	CATHODE CATHODE ANODE NO CONNECTION CATHODE CATHODE	2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12.	COLLECTOR, DYE #1 BASE, #1 EMITTER, #1 COLLECTOR, #1 COLLECTOR, #2 BASE, #2 EMITTER, #2 COLLECTOR, #2 COLLECTOR, #3 BASE, #3 EMITTER, #3 COLLECTOR, #3 COLLECTOR, #4	STYLE 4: PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13.	EMITTER, #3 BASE, #2	SOLDERING FOOTPRINT	
14.	COLLECTOR		NO CONNECTION	14.		14.			
15.	EMITTER COLLECTOR		ANODE CATHODE	15. 16.	EMITTER, #4 COLLECTOR, #4	15. 16.	BASE, #1 EMITTER, #1	8X	
16.	COLLECTOR	16.	CATHODE	10.	COLLECTOR, #4	10.	EMITTER, #1	<b>←</b> 6.40 <b>→</b>	
STYLE 5: PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14. 15.	DRAIN, DYE #1 DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #3 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #2 SOURCE, #3 GATE, #2 SOURCE, #2 GATE, #1 SOURCE, #1	2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE	STYLE 7: PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	SOURCE N-CH COMMON DRAIN (OUTPU' COMMON DRAIN (OUTPU' GATE P-CH COMMON DRAIN (OUTPU' COMMON DRAIN (OUTPU' COMMON DRAIN (OUTPU' SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPU' COMMON DRAIN (OUTPU' COMMON DRAIN (OUTPU' GATE N-CH COMMON DRAIN (OUTPU' COMMON DRAIN (OUTPU' COMMON DRAIN (OUTPU' SOURCE N-CH	n n n n n n		16X 1.12	–1.27 <u>,</u> PITCH
								DIMENSIONS: MIL	LIMETERS


DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-16		PAGE 1 OF 1	

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

☐ 0.10 (0.004)


D

-T- SEATING PLANE



TSSOP-16 CASE 948F-01 ISSUE B

**DATE 19 OCT 2006** 




#### NOTES

- JIES:
  DIMENSIONING AND TOLERANCING PER
  ANSI Y14.5M, 1982.
  CONTROLLING DIMENSION: MILLIMETER.
  DIMENSION A DOES NOT INCLUDE MOLD
  FLASH. PROTRUSIONS OR GATE BURRS.
  MOLD EL ROLL OF GATE BURDS SUAL NO.
- MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
  DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
  INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
- DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION. TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.
- DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	4.90	5.10	0.193	0.200
В	4.30	4.50	0.169	0.177
C		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65 BSC		0.026 BSC	
Н	0.18	0.28	0.007	0.011
7	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40 BSC		0.252 BSC	
М	٥°	QΟ	٥°	gο



G



#### **GENERIC MARKING DIAGRAM\***

168888888 XXXX XXXX **ALYW** 1<del>88888888</del>

XXXX = Specific Device Code Α = Assembly Location = Wafer Lot L

Υ = Year W = Work Week = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

DOCUMENT NUMBER:	98ASH70247A	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TSSOP-16		PAGE 1 OF 1	

**DETAIL E** 

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "sa-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Sho

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales