STP17N80K5



N-channel 800 V, 0.29 Ω typ., 14 A MDmesh™ K5 Power MOSFET in a TO-220 package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	I _D
STP17N80K5	800 V	0.34 Ω	14 A

- Industry's lowest R_{DS(on)} x area
- Industry's best FoM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

Applications

• Switching applications

Description

This very high voltage N-channel Power MOSFET is designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1: Device summary

Order code	Marking	Package	Packing
STP17N80K5	17N80K5	TO-220	Tube

Contents STP17N80K5

Contents

1	Electric	eal ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	TO-220 type A package information	10
5	Revisio	n history	12

STP17N80K5 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit		
V _{GS}	Gate-source voltage	± 30	V		
I_D	Drain current (continuous) at T _C = 25 °C	14	Α		
I _D	Drain current (continuous) at T _C = 100 °C	9			
I _{DM} ⁽¹⁾	Drain current (pulsed)	56	Α		
P _{TOT}	Total dissipation at T _C = 25 °C	170	W		
dv/dt (2)	Peak diode recovery voltage slope	4.5	V/ns		
dv/dt (3)	MOSFET dv/dt ruggedness	50			
TJ	Operating junction temperature range	55 to 150	°C		
T _{stg}	Storage temperature range	- 55 to 150 °			

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	0.74	°C/W
R _{thj-amb}	Thermal resistance junction-ambient	62.5	°C/W

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by T _{jmax})	4.7	Α
E _{AS}	Single pulse avalanche energy (starting Tj = 25 °C, $I_D = I_{AR}$, $V_{DD} = 50 \text{ V}$)	340	mJ

 $^{^{(1)}}$ Pulse width limited by safe operating area

 $^{^{(2)}}I_{SD} \leq$ 14 A, di/dt = 100 A/µs; V_{DS} peak < $V_{(BR)DSS}$, V_{DD} = 640 V

 $^{^{(3)}}V_{DS} \le 640 \text{ V}$

Electrical characteristics STP17N80K5

2 Electrical characteristics

T_C = 25 °C unless otherwise specified

Table 5: On/off-state

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	800			٧
		$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V}$			1	μΑ
I _{DSS}	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V}$ $T_{C} = 125 {}^{\circ}\text{C}^{(1)}$			50	μΑ
I _{GSS}	Gate body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 25 \text{ V}$			±10	μΑ
$V_{GS(th)}$	Gate threshold voltage	$V_{DD}=V_{GS},I_D=250\;\mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, I_D = 7 \text{ A}$		0.29	0.34	Ω

Notes:

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		1	866	1	pF
Coss	Output capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz}, $ $V_{GS} = 0 \text{ V}$	-	64	-	pF
C_{rss}	Reverse transfer capacitance	VGS – V	1	0.42	1	pF
$C_{o(tr)}^{(1)}$	Equivalent capacitance time related	$V_{DS} = 0 \text{ to } 640 \text{ V},$	ı	142	ı	pF
C _{o(er)} ⁽²⁾	Equivalent capacitance energy related	$V_{GS} = 0 V$	ı	51	ı	pF
R_g	Intrinsic gate resistance	$f = 1 \text{ MHz}$, $I_D = 0 \text{ A}$	-	5	•	Ω
Q_g	Total gate charge	$V_{DD} = 640 \text{ V}, I_D = 14 \text{ A}$	-	26	-	nC
Q_{gs}	Gate-source charge	V _{GS} = 10 V	-	7.2	-	nC
Q _{gd}	Gate-drain charge	(see Figure 15: "Test circuit for gate charge behavior")	-	15.2	-	nC

Notes:

⁽¹⁾Defined by design, not subject to production test.

 $^{^{(1)}}$ Co(tr) is a constant capacitance value that gives the same charging time as Coss while V_{DS} is rising from 0 to 80% V_{DSS}.

 $^{^{(2)}}C_{o(er)}$ is a constant capacitance value that gives the same stored energy as Coss while V_{DS} is rising from 0 to 80% V_{DSS} .

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
t _{d(on)}	Turn-on delay time	V_{DD} = 400 V, I_{D} =7 A, R_{G} = 4.7 Ω	ı	14.8	1	ns	
t _r	Rise time	$V_{GS} = 10 \text{ V}$	ı	10.8	1	ns	
t _{d(off)}	Turn-off delay time	(see Figure 14: "Test circuit for resistive load switching times"	-	84.3	-	ns	
t _f	Fall time	and Figure 19: "Switching time waveform")	-	10.1	-	ns	

Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		14	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		56	Α
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} = 14 A, V _{GS} = 0 V	-		1.6	V
t _{rr}	Reverse recovery time	I _{SD} = 14 A, di/dt = 100 A/μs,	-	439		ns
Q _{rr}	Reverrse recovery charge	$V_{DD} = 60 \text{ V}$ (see Figure 16: "Test circuit for	-	6.37		μС
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	-	29		Α
t _{rr}	Reverse recovery time	I _{SD} = 14 A, di/dt = 100 A/μs,	-	626		ns
Q _{rr}	Reverse recovery charge	$V_{DD} = 60 \text{ V}, T_j = 150 \text{ °C}$ (see Figure 16: "Test circuit for		8.36		μС
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	-	26.7		Α

Notes:

Table 9: Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)GSO}$	Gate-source breakdown voltage	I_{GS} = ± 1 mA, I_{D} = 0 A	30	-	-	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.

⁽¹⁾Pulse width limited by safe operating area

 $^{^{(2)}\}text{Pulsed:}$ pulse duration = 300 $\mu\text{s},$ duty cycle 1.5%

2.2 Electrical characteristics (curves)

Figure 2: Safe operating area (A) Operation in this area is limited by R_{DS(on)} GIPG190520161030SOA 10² 10¹ t_p=10 μs t =100 µs t =1 ms 10⁰ t₀=10 ms T₁≤150 °C T_o= 25°C single pulse 10 $\overrightarrow{V}_{DS}(V)$ 10⁰ 10¹ 10^{2}

Figure 3: Thermal impedance

K

0.2

0.1

0.1

0.05

0.02

Z_{th}= K*R_{thj-c}

0=t_pT

10⁻²

10⁻³


10⁻⁴


10⁻³

10⁻²

10⁻¹

t_p(s)








Figure 8: Capacitance variations

C
(pF)

103

102

C
Coss

101

f = 1 MHz

1001

10-1

10-1

1001

101

102


V_{DS} (V)


Figure 10: Normalized on-resistance vs temperature


R_{DS(on)} GIPG200116VK85FRON

2.6 V_{GS} = 10 V

2.2 1.8 1.4 1.0 0.6 0.2 0.2 0.50 100 T_j (°C)







Test circuits STP17N80K5

3 Test circuits




Figure 15: Test circuit for gate charge behavior


12 V 47 kΩ 100 nF 1 kΩ


Vos 1 kΩ 1 kΩ


Vos 1 kΩ 1 kΩ

AM01469v1

Figure 16: Test circuit for inductive load switching and diode recovery times







STP17N80K5 Package information

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 TO-220 type A package information

Figure 20: TO-220 type A package outline




Table 10: TO-220 type A mechanical data

Dim		mm	
Dim.	Min.	Тур.	Max.
А	4.40		4.60
b	0.61		0.88
b1	1.14		1.55
С	0.48		0.70
D	15.25		15.75
D1		1.27	
Е	10.00		10.40
е	2.40		2.70
e1	4.95		5.15
F	1.23		1.32
H1	6.20		6.60
J1	2.40		2.72
L	13.00		14.00
L1	3.50		3.93
L20		16.40	
L30		28.90	
øΡ	3.75		3.85
Q	2.65		2.95

Revision history STP17N80K5

5 Revision history

Table 11: Document revision history

Date	Revision	Changes
03-Apr-2015	1	First release.
19-May-2016	2	Modified: Table 2: "Absolute maximum ratings", Table 3: "Thermal data" Added: Section 3.1: "Electrical characteristics (curves)"
		Minor text changes

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics – All rights reserved

