

# 74ACTQ08 Quiet Series<sup>™</sup> Quad 2-Input AND Gate

### Features

- I<sub>CC</sub> reduced by 50%
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Improved latch-up immunity
- Outputs source/sink 24mA
- TTL-compatible inputs


## **General Description**

The ACTQ08 contains four, 2-input AND gates and utilizes Fairchild Quiet Series<sup>™</sup> technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series<sup>™</sup> features GTO<sup>™</sup> output control and undershoot corrector in addition to a split ground bus for superior ACMOS performance.

Ordering Information							
Order Number	Package Number	Package Description					
74ACTQ08SC	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow Body					
74ACTQ08SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide					

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering number.


### **Connection Diagram**



### Pin Description

Pin Names	Description			
A <sub>n</sub> , B <sub>n</sub>	Inputs			
O <sub>n</sub>	Outputs			

### Logic Symbol



FACT™, FACT Quiet Series™, and GTO™ are trademarks of Fairchild Semiconductor Corporation.

### **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
V <sub>CC</sub>	Supply Voltage	-0.5V to +7.0V
I <sub>IK</sub>	DC Input Diode Current	
	$V_{I} = -0.5V$	–20mA
	$V_{I} = V_{CC} + 0.5V$	+20mA
VI	DC Input Voltage	-0.5V to V <sub>CC</sub> + 0.5V
I <sub>ОК</sub>	DC Output Diode Current	
	$V_{O} = -0.5V$	–20mA
	$V_{O} = V_{CC} + 0.5V$	+20mA
Vo	DC Output Voltage	–0.5V to V <sub>CC</sub> + 0.5V
Ι <sub>Ο</sub>	DC Output Source or Sink Current	±50mA
I <sub>CC</sub> or I <sub>GND</sub>	DC V <sub>CC</sub> or Ground Current per Output Pin	±50mA
T <sub>STG</sub>	Storage Temperature	–65°C to +150°C
	DC Latch-Up Source or Sink Current	±300mA
TJ	Junction Temperature	140°C

### **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Rating		
V <sub>CC</sub>	Supply Voltage	4.5V to 5.5V		
VI	Input Voltage	0V to V <sub>CC</sub>		
Vo	Output Voltage	0V to V <sub>CC</sub>		
T <sub>A</sub>	Operating Temperature	–40°C to +85°C		
$\Delta V / \Delta t$	Minimum Input Edge Rate:	125mV/ns		
	$\rm V_{IN}$ from 0.8V to 2.0V, $\rm V_{CC}$ @ 4.5V, 5.5V			

### **DC Electrical Characteristics**

	Parameter	V <sub>cc</sub> (V)		T <sub>A</sub> = +25°C		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units
Symbol			Conditions	Typ. G		uaranteed Limits	
V <sub>IH</sub>	Minimum HIGH Level	4.5	$V_{OUT} = 0.1V$	1.5	2.0	2.0	V
	Input Voltage	5.5	or V <sub>CC</sub> – 0.1V	1.5	2.0	2.0	1
V <sub>IL</sub>	Maximum LOW Level	4.5	V <sub>OUT</sub> = 0.1V	1.5	0.8	0.8	V
	Input Voltage	5.5	or V <sub>CC</sub> – 0.1V	1.5	0.8	0.8	1
V <sub>OH</sub>	Minimum HIGH Level	4.5	Ι <sub>ΟUT</sub> = -50μΑ	4.49	4.4	4.4	V
	Output Voltage	5.5		5.49	5.4	5.4	1
			$V_{IN} = V_{IL} \text{ or } V_{IH}$ :				1
		4.5	I <sub>OH</sub> = -24mA		3.86	3.76	
		5.5	$I_{OH} = -24 m A^{(1)}$		4.86	4.76	
V <sub>OL</sub>	Maximum LOW Level	4.5	Ι <sub>ΟUT</sub> = 50μΑ	0.001	0.1	0.1	V
	Output Voltage	5.5		0.001	0.1	0.1	
			$V_{IN} = V_{IL} \text{ or } V_{IH}$ :				1
		4.5	$I_{OL} = 24mA$		0.36	0.44	
		5.5	$I_{OL} = 24 m A^{(1)}$		0.36	0.44	1
I <sub>IN</sub>	Maximum Input Leakage Current	5.5	$V_I = V_{CC}$ , GND		±0.1	±1.0	μA
I <sub>CCT</sub>	Maximum I <sub>CC</sub> /Input	5.5	$V_{I} = V_{CC} - 2.1V$	0.6		1.5	mA
I <sub>OLD</sub>	Minimum Dynamic	5.5	V <sub>OLD</sub> = 1.65V Max.			75	mA
I <sub>OHD</sub>	Output Current <sup>(2)</sup>	5.5	V <sub>OHD</sub> = 3.85V Min.			-75	mA
I <sub>CC</sub>	Maximum Quiescent Supply Current	5.5	$V_{IN} = V_{CC}$ or GND		2.0	20.0	μΑ
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	5.0	Figures 1 & 2 <sup>(3)</sup>	1.1	1.5		V
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	5.0	Figures 1 & 2 <sup>(3)</sup>	-0.6	-1.2		V
V <sub>IHD</sub>	Minimum HIGH Level Dynamic Input Voltage	5.0	(4)	1.9	2.2		V
$V_{ILD}$	Maximum LOW Level Dynamic Input Voltage	5.0	(4)	1.2	0.8		V

#### Notes:

1. All outputs loaded; thresholds on input associated with output under test.

2. Maximum test duration 2.0ms, one output loaded at a time.

3. Max number of outputs defined as (n). Data inputs are 0V to 3V. One output @ GND.

4. Max number of data inputs (n) switching. (n–1) inputs switching 0V to 3V. Input-under-test switching: 3V to threshold (V<sub>ILD</sub>), 0V to threshold (V<sub>ILD</sub>), f = 1MHz.

### **AC Electrical Characteristics**

			T <sub>A</sub> = +25°C, C <sub>L</sub> = 50pF		$ \begin{array}{c} T_{A}=-40^{\circ}C \text{ to } +85^{\circ}C,\\ C_{L}=50pF \end{array} $			
Symbol	Parameter	V <sub>CC</sub> (V) <sup>(5)</sup>	Min.	Тур.	Max.	Min.	Max.	Units
t <sub>PLH</sub>	Propagation Delay, Data to Output	5.0	2.5	6.0	6.5	2.5	7.0	ns
t <sub>PHL</sub>	Propagation Delay, Data to Output	5.0	2.5	6.0	6.5	2.5	7.0	ns
t <sub>OSHL</sub> , t <sub>OSLH</sub>	Output to Output Skew <sup>(6)</sup>	5.0		0.5	1.0		1.0	ns

#### Notes:

5. Voltage range 5.0 is  $5.0V \pm 0.5V$ .

6. Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>). Parameter guaranteed by design.

### Capacitance

Symbol	Parameter	Parameter Conditions		Units
C <sub>IN</sub>	Input Capacitance	V <sub>CC</sub> = OPEN	4.5	pF
C <sub>PD</sub>	Power Dissipation Capacitance	$V_{CC} = 5.0V$	70	pF

### **FACT Noise Characteristics**

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.

#### Equipment:


Hewlett Packard Model 8180A Word Generator

PC-163A Test Fixture

Tektronics Model 7854 Oscilloscope

#### Procedure:

- 1. Verify Test Fixture Loading: Standard Load 50pF,  $500\Omega$ .
- Deskew the HFS generator so that no two channels have greater than 150ps skew between them. This requires that the oscilloscope be deskewed first. It is important to deskew the HFS generator channels before testing. This will ensure that the outputs switch simultaneously.
- 3. Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
- Set the HFS generator to toggle all but one output at a frequency of 1MHz. Greater frequencies will increase DUT heating and effect the results of the measurement.



#### Notes:

- V<sub>OHV</sub> and V<sub>OLP</sub> are measured with respect to ground reference.
- 8. Input pulses have the following characteristics: f = 1MHz,  $t_r = 3ns$ ,  $t_f = 3ns$ , skew < 150ps.

#### Figure 1. Quiet Output Noise Voltage Waveforms

 Set the HFS generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with an oscilloscope.

### V<sub>OLP</sub>/V<sub>OLV</sub> and V<sub>OHP</sub>/V<sub>OHV</sub>:

- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure V<sub>OLP</sub> and V<sub>OLV</sub> on the quiet output during worst case transition for active and enable. Measure V<sub>OHP</sub> and V<sub>OHV</sub> on the quiet output during the worst case active and enable transition.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.

### V<sub>ILD</sub> and V<sub>IHD</sub>:

- Monitor one of the switching outputs using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level, V<sub>IL</sub>, until the output begins to oscillator steps out a min of 2ns. Oscillation is defined as noise on the output LOW level that exceeds V<sub>IL</sub> limits, or on output HIGH levels that exceed V<sub>IH</sub> limits. The input LOW voltage level at which oscillation occurs is defined as V<sub>ILD</sub>.
- Next decrease the input HIGH voltage level, V<sub>IH</sub>, until the output begins to oscillate or steps out a min of 2ns. Oscillation is defined as noise on the output LOW level that exceeds V<sub>IL</sub> limits, or on output HIGH levels that exceed V<sub>IH</sub> limits. The input HIGH voltage level at which oscillation occurs is defined as V<sub>IHD</sub>.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.







Figure 2. Simultaneous Switching Test Circuit

Physical Dimensions Dimensions are in inches (millimeters) unless otherwise noted.







74ACTQ08 Quiet Series<sup>™</sup> Quad 2-Input AND Gate