

MTB55N06Z

Preferred Device

Power MOSFET 55 Amps, 60 Volts N-Channel D²PAK

This Power MOSFET is designed to withstand high energy in the avalanche mode and switch efficiently. This high energy device also offers a drain-to-source diode with fast recovery time. Designed for high voltage, high speed switching applications in power supplies, PWM motor controls and other inductive loads, the avalanche energy capability is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Capability Specified at Elevated Temperature
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Low Stored Gate Charge for Efficient Switching
- Internal Source-to-Drain Diode Designed to Replace External Zener Transient Suppressor—Absorbs High Energy in the Avalanche Mode
- ESD Protected. Designed to Typically Withstand 400 V Machine Model and 4000 V Human Body Model.

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	60	Vdc
Drain-to-Gate Voltage (R _{GS} = 1.0 MΩ)	V _{DGR}	60	Vdc
Gate-to-Source Voltage	V _{GS}	± 20	Vdc
– Continuous	V _{GSM}	± 40	Vpk
– Non-Repetitive (t _p ≤ 10 ms)			
Drain Current	I _D	55	Adc
– Continuous @ T _C = 25°C	I _D	35.5	
– Continuous @ T _C = 100°C	I _{DM}	165	Apk
– Single Pulse (t _p ≤ 10 μs)			
Total Power Dissipation @ T _C = 25°C	P _D	113	Watts
Derate above 25°C		0.91	W/°C
Total Power Dissipation @ T _A = 25°C (Note 1.)		2.5	
Operating and Storage Temperature Range	T _J , T _{stg}	– 55 to 150	°C
Single Pulse Drain-to-Source Avalanche Energy – Starting T _J = 25°C (V _{DD} = 25 Vdc, V _{DS} = 60 Vdc, V _{GS} = 10 Vdc, Peak I _L = 55 Apk, L = 0.3 mH, R _G = 25 Ω)	E _{AS}	454	mJ
Thermal Resistance	R _{θJC}	1.1	°C/W
– Junction to Case	R _{θJC}	62.5	
– Junction to Ambient	R _{θJA}	50	
– Junction to Ambient (Note 1.)			
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	T _L	260	°C



1. When surface mounted to an FR4 board using the minimum recommended pad size.



ON Semiconductor™


<http://onsemi.com>

55 AMPERES
60 VOLTS
R_{DS(on)} = 18 mΩ



D²PAK
CASE 418B
STYLE 2

MARKING DIAGRAM & PIN ASSIGNMENT



MTB55N06Z = Device Code
Y = Year
WW = Work Week

ORDERING INFORMATION

Device	Package	Shipping
MTB55N06Z	D ² PAK	50 Units/Rail
MTB55N06ZT4	D ² PAK	800/Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

MTB55N06Z

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive)	(Cpk ≥ 2.0) V _{(BR)DSS}	60 -	- 53	- -	Vdc mV/°C
Zero Gate Voltage Drain Current (V _{DS} = 60 Vdc, V _{GS} = 0 Vdc) (V _{DS} = 60 Vdc, V _{GS} = 0 Vdc, T _J = 125°C)	I _{DSS}	- -	- -	1.0 10	μAdc
Gate-Body Leakage Current (V _{GS} = ±20 Vdc, V _{DS} = 0 Vdc)	I _{GSS}	-	-	100	nAdc

ON CHARACTERISTICS (Note 1)

Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Threshold Temperature Coefficient (Negative)	(Cpk ≥ 2.0) V _{GS(th)}	2.0 -	3.0 6.0	4.0 -	Vdc mV/°C
Static Drain-to-Source On-Resistance (V _{GS} = 10 Vdc, I _D = 27.5 Adc)	(Cpk ≥ 2.0) R _{DS(on)}	-	14	18	mΩ
Drain-to-Source On-Voltage (V _{GS} = 10 Vdc) (I _D = 55 Adc) (I _D = 27.5 Adc, T _J = 125°C)	V _{DS(on)}	- -	0.825 0.74	1.2 1.0	Vdc
Forward Transconductance (V _{DS} = 4.0 Vdc, I _D = 27.5 Adc)	g _{FS}	12	15	-	Mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	(V _{DS} = 25 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{iss}	-	1390	1950	pF
Output Capacitance		C _{oss}	-	520	730	
Transfer Capacitance		C _{rss}	-	119	238	

SWITCHING CHARACTERISTICS (Note 2)

Turn-On Delay Time	(V _{DD} = 30 Vdc, I _D = 55 Adc, V _{GS(on)} = 10 Vdc, R _G = 9.1 Ω)	t _{d(on)}	-	27	54	ns
Rise Time		t _r	-	157	314	
Turn-Off Delay Time		t _{d(off)}	-	116	232	
Fall Time		t _f	-	126	252	
Gate Charge (See Figure 8)	(V _{DS} = 48 Vdc, I _D = 55 Adc, V _{GS} = 10 Vdc)	Q _T	-	40	56	nC
		Q ₁	-	7.0	-	
		Q ₂	-	18	-	
		Q ₃	-	15	-	

SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage (I _S = 55 Adc, V _{GS} = 0 Vdc) (I _S = 55 Adc, V _{GS} = 0 Vdc, T _J = 125°C)	V _{SD}	- -	0.93 0.82	1.1 -	Vdc
Reverse Recovery Time	t _{rr}	-	57	-	ns
	t _a	-	32	-	
	t _b	-	25	-	
Reverse Recovery Stored Charge	Q _{RR}	-	0.11	-	μC

INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from drain lead 0.25" from package to center of die)	L _D	- -	3.5 4.5	- -	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L _S	-	7.5	-	

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.

MTB55N06Z




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Diode Forward Voltage versus Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature

MTB55N06Z





Figure 13. Thermal Response

OBSOLETE
THIS DEVICE IS OBSOLETE
PLEASE CONTACT YOUR ON SEMICONDUCTOR
REPRESENTATIVE FOR INFORMATION

MTB55N06Z

PACKAGE DIMENSIONS

D²PAK
CASE 418B-03
ISSUE D



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.340	0.380	8.64	9.65
B	0.380	0.405	9.65	10.29
C	0.160	0.190	4.06	4.83
D	0.020	0.035	0.51	0.89
E	0.045	0.055	1.14	1.40
G	0.100 BSC		2.54 BSC	
H	0.080	0.110	2.03	2.79
J	0.018	0.025	0.46	0.64
K	0.090	0.110	2.29	2.79
S	0.575	0.625	14.60	15.88
V	0.045	0.055	1.14	1.40

- STYLE 2:
PIN 1. GATE
2. DRAIN
3. SOURCE
4. DRAIN

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com
Order Literature: <http://www.onsemi.com/orderlit>
For additional information, please contact your local Sales Representative