MOSFET - Power, Single, P-Channel, TSOP-6 -20 V, -5.8 A

Features

- Low R_{DS(on)} in TSOP-6 Package
- 1.8 V Gate Rating
- Fast Switching
- NV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Applications

- Optimized for Battery and Load Management Applications in Portable Equipment
- High Side Load Switch
- Switching Circuits for Game Consoles, Camera Phone, etc.

MAXIMUM RATINGS (T_J = 25°C unless otherwise stated)

Param	Symbol	Value	Unit		
Drain-to-Source Voltag	V_{DSS}	-20	V		
Gate-to-Source Voltage	9		V_{GS}	±8.0	V
Continuous Drain	Steady	T _A = 25°C	I _D	-5.1	
Current (Note 1)	State	T _A = 85°C]	-3.6	Α
	t ≤ 5 s	T _A = 25°C	1	-5.8	
Power Dissipation	Steady		P_{D}	1.25	
(Note 1)	State	T _A = 25°C			W
	t ≤ 5 s			1.6	
Continuous Drain	T _A = 25°0		I _D	-3.7	Α
Current (Note 2)	Steady	T _A = 85°C]	-2.7	A
Power Dissipation (Note 2)	State	T _A = 25°C	P _D	0.7	W
Pulsed Drain Current t _p = 10 μs			I _{DM}	-20	Α
Operating Junction and Storage Temperature			T _J , T _{STG}	–55 to 150	°C
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces)
- Surface-mounted on FR4 board using the minimum recommended pad size (Cu area = 0.0775 in sq).

1




ON Semiconductor®

www.onsemi.com

V _{(BR)DSS} R _{DS(ON)} TYP		I _D MAX
-20 V	25 mΩ @ -4.5 V	−5.1 A
	32 mΩ @ –2.5 V	-4.5 A
	41 mΩ @ –1.8 V	–2.5 A

P-Channel



MARKING DIAGRAM



TSOP-6 CASE 318G STYLE 1




XXX = Device Code M = Date Code

= Pb-Free Package

PIN ASSIGNMENT

(Note: Microdot may be in either location)



ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Ambient - Steady State (Note 3)	$R_{ hetaJA}$	100	
Junction-to-Ambient - t = 5 s (Note 3)	$R_{ hetaJA}$	77	°C/W
Junction-to-Ambient - Steady State (Note 4)	$R_{ hetaJA}$	185	

- Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces)
 Surface-mounted on FR4 board using the minimum recommended pad size (Cu area = 0.0775 in sq).


ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS	-			-	-	-	•
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$		-20			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J	ID = -250 μA, Reference 25°C			-13		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	$V_{GS} = 0 \text{ V},$ $V_{DS} = -20 \text{ V}$	T _J = 25°C			-1.0	μΑ
		$V_{DS} = -20 \text{ V}$	T _J = 85°C			-5.0	1
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, V _{GS}	= ±8.0 V			±0.1	μΑ
ON CHARACTERISTICS (Note 5)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D =$	-250 μA	-0.4		-1.0	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J				3		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = -4.5 V, I _D	₎ = -5.1 A		25	33	mΩ
	,	V _{GS} = −2.5 V, I _D	₎ = -4.5 A		32	40	
		$V_{GS} = -1.8 \text{ V}, I_D = -2.5 \text{ A}$			41	51	1
Forward Transconductance	9 _{FS}	$V_{DS} = -5.0 \text{ V}, I_{D} = -5.1 \text{ A}$			22		S
CHARGES, CAPACITANCES AND GATE RES	ISTANCE				•		•
Input Capacitance	C _{ISS}	V _{GS} = 0 V, f = 1 MHz, V _{DS} = -10 V			1901		pF
Output Capacitance	C _{OSS}				274		
Reverse Transfer Capacitance	C _{RSS}				175		1
Total Gate Charge	Q _{G(TOT)}				18	29	nC
Threshold Gate Charge	Q _{G(TH)}	V _{GS} = -4.5 V, V _D I _D = -5.1	_S = -10 V;		0.7		1
Gate-to-Source Charge	Q _{GS}	I _D = −5.1	A		2.4		1
Gate-to-Drain Charge	Q_{GD}	1			4.3		1
Gate Resistance	R_{G}				7.6		Ω
SWITCHING CHARACTERISTICS (Note 6)					-		•
Turn-On Delay Time	t _{d(ON)}				9	19	ns
Rise Time	T _r	$V_{GS} = -4.5 \text{ V}, V_{DD} = -10 \text{ V},$ $I_{D} = -1.0 \text{ A}, R_{G} = 6.0 \Omega$			9	19	1
Turn-Off Delay Time	t _{d(OFF)}				99	160	1
Fall Time	T _f				48	79	1
DRAIN-SOURCE DIODE CHARACTERISTICS	3			-	-	-	-
Forward Diode Voltage	V_{SD}	V _{GS} = 0 V, I _S = -1.7 A			-0.7	-1.2	V
		$I_{S} = -1.7 A$	T _J = 125°C		-0.6		1
Reverse Recovery Time	t _{RR}	$V_{GS} = 0 \text{ V}, d_{IS}/d_t = 100 \text{ A}/\mu\text{s}, \\ I_S = -1.7 \text{ A}$			37	60	ns

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- 5. Pulse Test: pulse width \leq 300 μ s, duty cycle \leq 2%
- 6. Switching characteristics are independent of operating junction temperatures


TYPICAL PERFORMANCE CURVES (T_J = 25°C unless otherwise noted)



20 V_{DS} = -5 V 15 10 T_J = 25°C T_J = 125°C T_J = -55°C 0.5 0.75 1 1.25 1.5 1.75 2 2.25 2.5 -V_{GS}, GATE-TO-SOURCE VOLTAGE (V)

Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics







Figure 3. On-Resistance vs. Gate-to-Source Voltage

Figure 4. On-Resistance vs. Drain Current and Gate Voltage






Figure 5. On–Resistance Variation with Temperature

Figure 6. Capacitance Variation

TYPICAL PERFORMANCE CURVES (T_J = 25°C unless otherwise noted)




Figure 7. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge

Figure 8. Diode Forward Voltage vs. Current




Figure 9. Threshold Voltage




Figure 10. Single Pulse Maximum Power Dissipation




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. FET Thermal Response

ORDERING INFORMATION

Device	Marking	Package	Shipping [†]
NTGS3136PT1G	SD	TSOP-6	3000 / Tape & Reel
NVGS3136PT1G*	VSD	(Pb-Free)	3000 / Tape & neer

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

^{*}NV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable.



TSOP-6 CASE 318G-02 ISSUE V

DATE 12 JUN 2012

STYLE 6: PIN 1. COLLECTOR 2. COLLECTOR

3. BASE 4. EMITTER 5. COLLECTOR 6. COLLECTOR

STYLE 12: PIN 1. I/O 2. GROUND 3. I/O 4. I/O 5. VCC 6. I/O

NOTES:


- OTLO.

 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETERS.
 3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIMUM
- 3. MAXIMUM LEAD I HICKNESS INCLUDES LEAD FINISH, MINIMUM LEAD FILICKNESS OF BASE MATERIAL.

 4. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS, MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE. DIMENSIONS D AND E1 ARE DETERMINED AT DATUM H.

 5. PIN ONE INDICATOR MUST BE LOCATED IN THE INDICATED ZONE.


	MILLIMETERS			
DIM	MIN	NOM	MAX	
Α	0.90	1.00	1.10	
A1	0.01	0.06	0.10	
b	0.25	0.38	0.50	
С	0.10	0.18	0.26	
D	2.90	3.00	3.10	
Е	2.50	2.75	3.00	
E1	1.30	1.50	1.70	
е	0.85	0.95	1.05	
L	0.20	0.40	0.60	
L2	0.25 BSC			
М	U _o		10°	



STYLE 1: PIN 1. DRAIN 2. DRAIN 3. GATE 4. SOURCE 5. DRAIN 6. DRAIN	STYLE 2: PIN 1. EMITTER 2 2. BASE 1 3. COLLECTOR 1 4. EMITTER 1 5. BASE 2 6. COLLECTOR 2	STYLE 3: PIN 1. ENABLE 2. N/C 3. R BOOST 4. Vz 5. V in 6. V out	STYLE 4: PIN 1. N/C 2. V in 3. NOT USED 4. GROUND 5. ENABLE 6. LOAD	STYLE 5: PIN 1. EMITTER 2 2. BASE 2 3. COLLECTOR 1 4. EMITTER 1 5. BASE 1 6. COLLECTOR 2
STYLE 7: PIN 1. COLLECTOR 2. COLLECTOR 3. BASE 4. N/C 5. COLLECTOR 6. EMITTER	STYLE 8: PIN 1. Vbus 2. D(in) 3. D(in)+ 4. D(out)+ 5. D(out) 6. GND	STYLE 9: PIN 1. LOW VOLTAGE GATE 2. DRAIN 3. SOURCE 4. DRAIN 5. DRAIN 6. HIGH VOLTAGE GATE	STYLE 10: PIN 1. D(OUT)+ 2. GND 3. D(OUT)- 4. D(IN)- 5. VBUS 6. D(IN)+	STYLE 11: PIN 1. SOURCE 1 2. DRAIN 2 3. DRAIN 2 4. SOURCE 2 5. GATE 1 6. DRAIN 1/GATE 2
CTVI E 10:	CTVLE 14:	CTVLE 15. CTVL	E 16.	OTVLE 17.

6. EMITTER	6. GND	6. HIGH VOLTAC	GE GATE 6. D(IN)+	6. DRAIN 1/GATE 2
STYLE 13: PIN 1. GATE 1 2. SOURCE 2 3. GATE 2 4. DRAIN 2 5. SOURCE 1 6. DRAIN 1	STYLE 14: PIN 1. ANODE 2. SOURCE 3. GATE 4. CATHODE/DRAIN 5. CATHODE/DRAIN 6. CATHODE/DRAIN	STYLE 15: PIN 1. ANODE 2. SOURCE 3. GATE 4. DRAIN 5. N/C 6. CATHODE	STYLE 16: PIN 1. ANODE/CATHODE 2. BASE 3. EMITTER 4. COLLECTOR 5. ANODE 6. CATHODE	STYLE 17: PIN 1. EMITTER 2. BASE 3. ANODE/CATHODE 4. ANODE 5. CATHODE 6. COLLECTOR

RECOMMENDED SOLDERING FOOTPRINT*



DIMENSIONS: MILLIMETERS

GENERIC MARKING DIAGRAM*





XXX = Specific Device Code

= Pb-Free Package

= Date Code

XXX = Specific Device Code =Assembly Location Α

Υ = Year

= Work Week

= Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

M

DOCUMENT NUMBER:	98ASB14888C	Electronic versions are uncontrolled except when accessed directly from the Document Report Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TSOP-6		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales