

CMOS Dual 64-Stage **Static Shift Register**

High-Voltage Types (20-Volt Rating)

CD4517B dual 64-stage static shift register consists of two independent registers each having a clock, data, and write enable input and outputs accessible at taps following the 16th, 32nd, 48th, and 64th stages. These taps also serve as input points allowing data to be inputted at the 17th, 33rd, and 49th stages when the write enable input is a logic 1 and the clock goes through a low-to-high transition. The truth table indicates how the clock and write enable inputs control the operation of the CD4517B. Inputs at the intermediate taps allow entry of 64 bits into the register with 16 clock pulses. The 3-state outputs permit connection of this device to an external bus.

The CD4517B is supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic packages (E suffix); and in chip form (H suffix).


Features:


- Low quiescent current 10 nA/pkg (typ.) at $V_{DD} = 5 V$
- Clock frequency 12 MHz (typ.) at V_{DD} = 10 V
- Schmitt trigger clock inputs allow operation with very slow clock rise and fall times
- Capable of driving two low-power TTL loads, one low- power Schottky TTL load, or two **HTL loads**
- Three-state outputs
- 100% tested for guiescent current at 20 V Standardized, symmetrical output
- characteristics 5-V, 10-V and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B,"Standard Specifications for Description of 'B' Series CMOS Devices"

Applications:

- Time-delay circuits
- Scratch-pad memories
- General-purpose serial shift-register applications

		·	
	· .		





CD4517B Types

MAXIMUM RATINGS, Absolute-Maximum Values:
DC SUPPLY-VOLTAGE RANGE, (VDD)

ollages referenced to V _{SS} Terminal)0.5V to +20V	V
PUT VOLTAGE RANGE, ALL INPUTS0.5V to V _{DD} +0.5V	INP
INPUT CURRENT, ANY ONE INPUT	DC
WER DISSIPATION PER PACKAGE (PD):	PO
For $T_A = -55^{\circ}C$ to $+100^{\circ}C$	F
or T _A = +100°C to +125°CDerate Linearity at 12mW/°C to 200mW	F
VICE DISSIPATION PER OUTPUT TRANSISTOR	DE\
OR T _A = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	F
ERATING-TEMPERATURE RANGE (T _A)55°C to +125°C	OPE
DRAGE TEMPERATURE RANGE (T _{stg})	STC
AD TEMPERATURE (DURING SOLDERING):	LEA
t distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max	A

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:


CHARACTERISTIC	LIM		
CHARACTERISTIC	MIN.	MAX.	UNITS
Supply-Voltage Range (For T _A = Full Package Temperature Range)	3	18	v


TRUTH TABLE


Clock	Write Enable	Data	Stage 16 Tap	Stage 32 Tap	Stage 48 Tap	Stage 64 Tap
0	0	X	Q16	Q32	Q48	Q64
0	1	×	z	Z.	z	z
1	0	×	Q16	Q32	Q48	Q64
1	1	×	z	Z	z	z
	0	DIIn	Q16	Q32	Q48	Q64
	1	DI In	D17 In	D33 In	D49 In	z
\sim	0	x	Q16	Q32	Q48	Q64
\sim	1	x	Z	z	z	z

X = Don't Care Z = High Impedance COMMERCIAL CMOS HIGH VOLTAGE ICS

3















Fig. 2—CD4517B logic block diagram (one half).









STATIC ELECTRICAL CHARACTERISTICS

CHARAC- TERISTIC	CON	DITIO	NS						URES (^o	C)	N I T
	V0 (V)	V _{IN} (V)	V _{DD} (V)		-40	+85	+125	Min.	+25 Typ.	Max.	s
0	_	0,5	· 5	5	5	150	150		0.04	· 5	┢╴
Quiescent Device	_	0,10	10	10	10	300	300		0.04	10	ĺμ
Current, Inn Max.	-	0,15	15	20	20	600	600	<u> </u>	0.04	20	1
DD Wax.	-	0,20	20	100	100	3000	3000		0.08	100	1
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	_	
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-	
^I OL ^{Min.}	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	_	1
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-	1 "
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-	1
Current, IOH Min.	9.5	0,10	10	1.6	-1.5	-1.1	-0.9	-1.3	→2.6		
OH MILL	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	- .	1
Output Voltage:	-	0,5	5		0.	_	0	0.05	┢		
Low-Level,		0,10	10		0.	05		0	0.05	1	
VOL Max.	_	0,15	15		0.	_	0	0.05	1,		
Output	_	0,5	5		4	95		4.95	5	_	1
Voltage:	-	0,10	10			95	9.95			1	
High-Level, V _{OH} Min.		0,15	15		14.	95	14.95			1	
	0.5,4.5	_	5			1.5		_		1.5	┢
Input Low Voltage	1,9	_	10			3				3	1
V _{IL} M̃ax.	1.5,13.5		15			4				4	1,
Input High	0.5,4.5	_	5		3	3.5		3.5		· _	ŀ
Voltage,	1,9	_	10	<u>, , , , , , , , , , , , , , , , , , , </u>	7		7	—. <u> </u>	_		
V _{IH} Min.	1.5,13:5		15			11		11	_	· _·	
Input Current I _{IN} Max.	-	0,18	18	±0.1	±0.1	±1	±1	-	±10-5	±0.1	4
3-State Output Leakage Current IOUT Max.	0,18	0,18	18	±0.4	±0.4	±12	±12	-	±10 ⁻⁴	±0.4	ŀ





Fig. 4—Typical n-channel output low (sink) current characteristics.



3

COMMERCIAL CMOS HIGH VOLTAGE ICs

Fig. 5—Minimum n-channel output low (sink) current characteristics.




Fig. 6—Typical p-channel output high (source) current characteristics.






Fig. 9—Typical transition time a a function of load capacitance.





DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25$ °C; Input t_f , $t_f = 20$ ns, $C_L = 50$ pF, $R_L = 200$ kQ

CHARACTERISTIC	TEST	V 00		LIMITS	5	
CHARACTERISTIC	CONDITIONS	V _{DD} (V)	Min.	Тур.	Max.	UNITS
Propagation Delay Time:		5	_	200	400	
CL to Bit 16 Tap		10		110	220	ns
		15	—	90	180	
3-State Output, WE to Bit		5		75	150	
16 Tap t _{PHZ} , tpLZ; tpZH,		. 10	—	40	80	ns
tPZL (See Note)		15	-	30	60	
Output Transition Time		5		100	200	
tTHL, tTLH		10	-	50	100	ns
		15	-	40	80	
Write Enable-to-Clock		5 -	0	-50	—	
Setup Time		10	0	-25	—	ns
		15	0	-15		
Data-to-Clock		5	20	0	—	
Setup Time, ts		10	10	0	-	ns
		15	10	. 0	-	
Minimum Write		5	-	50	100	
Enable-to-Clock		10	-	25	50	ns
Release Time	······	15		20	40	
Minimum		-5	—	100	200	
Data-to-Clock Hold Time, tH		10	—	50	100	ns
Hold Time, tH		15		25	50	
Minimum Clock Pulse		5		90	180	
Width, t _W		10		40	80	ns
		15		25	50	
Maximum Clock Input		5	3	6	-	
Frequency, f _{CL}		10	6	12		MHz
~~~		15	8	15		
Maximum Clock Input Rise		5				
or Fall Time, t _{fCL} t _{rCL}		10	UN	ILIMITE	:D	μS
Input Capacitance CIN	Any Inp	<u>15.</u> ut		5	7.5	pF






Fig. 10—Typical power dissipation as a function of frequency.





NOTE: Measured at the point of 10% change in output with an output load of 50 pF, RL = 1 k $\Omega$  to  $V_{DD}$  for tpzL, tpLZ and RL = 1 kQ to VSS for tpZH, tpHZ.





Fig. 12—Quiescent-device-current test circuit.







Fig. 14—Input current test circuit.

## CD4517B Types



### Dimensions and pad layout for CD4517B.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10⁻³ inch). ... A

## PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins F	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
CD4517BE	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD4517BEE4	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD4517BF3A	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Broadband	www.ti.com/broadband
DSP	dsp.ti.com	Digital Control	www.ti.com/digitalcontrol
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Military	www.ti.com/military
Logic	logic.ti.com	Optical Networking	www.ti.com/opticalnetwork
Power Mgmt	power.ti.com	Security	www.ti.com/security
Microcontrollers	microcontroller.ti.com	Telephony	www.ti.com/telephony
RFID	www.ti-rfid.com	Video & Imaging	www.ti.com/video
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated