

# Blackfin Embedded Processor

# ADSP-BF531/ADSP-BF532/ADSP-BF533

## <span id="page-0-0"></span>**FEATURES**

- **Up to 600 MHz high performance Blackfin processor Two 16-bit MACs, two 40-bit ALUs, four 8-bit video ALUs,** 
	- **40-bit shifter RISC-like register and instruction model for ease of programming and compiler-friendly support**
- **Advanced debug, trace, and performance monitoring**
- **Wide range of operating voltages, (see [Operating Conditions](#page-20-0)  [on Page 21](#page-20-0))**

**Programmable on-chip voltage regulator**

**160-ball CSP\_BGA, 169-ball PBGA, and 176-lead LQFP packages**

#### <span id="page-0-1"></span>**MEMORY**

**Up to 148K bytes of on-chip memory (see [Table 1 on Page 3](#page-2-0)) Memory management unit providing memory protection**

**External memory controller with glueless support for SDRAM, SRAM, flash, and ROM**

**Flexible memory booting options from SPI and external memory**

#### <span id="page-0-2"></span>**PERIPHERALS**

**Parallel peripheral interface PPI, supporting ITU-R 656 video data formats 2 dual-channel, full duplex synchronous serial ports, supporting eight stereo I<sup>2</sup>S channels 2 memory-to-memory DMAs 8 peripheral DMAs SPI-compatible port Three 32-bit timer/counters with PWM support Real-time clock and watchdog timer 32-bit core timer Up to 16 general-purpose I/O pins (GPIO) UART with support for IrDA Event handler Debug/JTAG interface On-chip PLL capable of 0.5**- **to 64**- **frequency multiplication**



*Figure 1. Functional Block Diagram*

<span id="page-0-3"></span>Blackfin and the Blackfin logo are registered trademarks of Analog Devices, Inc.

#### **Rev. F**

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.**

**One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106 U.S.A. Tel: 781.329.4700 [www.analog.com](http://www.analog.com) Fax: 781.461.3113 ©2008 Analog Devices, Inc. All rights reserved.**

# <span id="page-1-0"></span>TABLE OF CONTENTS





## <span id="page-1-1"></span>**REVISION HISTORY**



# <span id="page-2-1"></span>GENERAL DESCRIPTION

The ADSP-BF531/ADSP-BF532/ADSP-BF533 processors are members of the Blackfin® family of products, incorporating the Analog Devices, Inc./Intel Micro Signal Architecture (MSA). Blackfin processors combine a dual-MAC state-of-the-art signal processing engine, the advantages of a clean, orthogonal RISClike microprocessor instruction set, and single instruction, multiple data (SIMD) multimedia capabilities into a single instruction set architecture.

The ADSP-BF531/ADSP-BF532/ADSP-BF533 processors are completely code and pin-compatible, differing only with respect to their performance and on-chip memory. Specific performance and memory configurations are shown in [Table 1.](#page-2-0)

#### <span id="page-2-0"></span>**Table 1. Processor Comparison**



By integrating a rich set of industry-leading system peripherals and memory, Blackfin processors are the platform of choice for next generation applications that require RISC-like programmability, multimedia support, and leading-edge signal processing in one integrated package.

## <span id="page-2-2"></span>**PORTABLE LOW POWER ARCHITECTURE**

Blackfin processors provide world-class power management and performance. Blackfin processors are designed in a low power and low voltage design methodology and feature dynamic power management—the ability to vary both the voltage and frequency of operation to significantly lower overall

power consumption. Varying the voltage and frequency can result in a substantial reduction in power consumption, compared with just varying the frequency of operation. This translates into longer battery life for portable appliances.

## <span id="page-2-3"></span>**SYSTEM INTEGRATION**

The ADSP-BF531/ADSP-BF532/ADSP-BF533 processors are highly integrated system-on-a-chip solutions for the next generation of digital communication and consumer multimedia applications. By combining industry-standard interfaces with a high performance signal processing core, users can develop cost-effective solutions quickly without the need for costly external components. The system peripherals include a UART port, an SPI port, two serial ports (SPORTs), four general-purpose timers (three with PWM capability), a real-time clock, a watchdog timer, and a parallel peripheral interface.

## <span id="page-2-4"></span>**PROCESSOR PERIPHERALS**

The ADSP-BF531/ADSP-BF532/ADSP-BF533 processors contain a rich set of peripherals connected to the core via several high bandwidth buses, providing flexibility in system configuration as well as excellent overall system performance (see the functional block diagram in [Figure 1 on Page 1](#page-0-3)). The generalpurpose peripherals include functions such as UART, timers with PWM (pulse-width modulation) and pulse measurement capability, general-purpose I/O pins, a real-time clock, and a watchdog timer. This set of functions satisfies a wide variety of typical system support needs and is augmented by the system expansion capabilities of the part. In addition to these generalpurpose peripherals, the processors contain high speed serial and parallel ports for interfacing to a variety of audio, video, and modem codec functions; an interrupt controller for flexible management of interrupts from the on-chip peripherals or external sources; and power management control functions to tailor the performance and power characteristics of the processor and system to many application scenarios.

All of the peripherals, except for general-purpose I/O, real-time clock, and timers, are supported by a flexible DMA structure. There is also a separate memory DMA channel dedicated to data transfers between the processor's various memory spaces, including external SDRAM and asynchronous memory. Multiple on-chip buses running at up to 133 MHz provide enough bandwidth to keep the processor core running along with activity on all of the on-chip and external peripherals.

The processors include an on-chip voltage regulator in support of the processor's dynamic power management capability. The voltage regulator provides a range of core voltage levels from V<sub>DDEXT</sub>. The voltage regulator can be bypassed at the user's discretion.

## <span id="page-3-0"></span>**BLACKFIN PROCESSOR CORE**

As shown in [Figure 2 on Page 5,](#page-4-0) the Blackfin processor core contains two 16-bit multipliers, two 40-bit accumulators, two 40-bit ALUs, four video ALUs, and a 40-bit shifter. The computation units process 8-bit, 16-bit, or 32-bit data from the register file.

The compute register file contains eight 32-bit registers. When performing compute operations on 16-bit operand data, the register file operates as 16 independent 16-bit registers. All operands for compute operations come from the multiported register file and instruction constant fields.

Each MAC can perform a 16-bit by 16-bit multiply in each cycle, accumulating the results into the 40-bit accumulators. Signed and unsigned formats, rounding, and saturation are supported.

The ALUs perform a traditional set of arithmetic and logical operations on 16-bit or 32-bit data. In addition, many special instructions are included to accelerate various signal processing tasks. These include bit operations such as field extract and population count, modulo  $2^{32}$  multiply, divide primitives, saturation and rounding, and sign/exponent detection. The set of video instructions includes byte alignment and packing operations, 16-bit and 8-bit adds with clipping, 8-bit average operations, and 8-bit subtract/absolute value/accumulate (SAA) operations. Also provided are the compare/select and vector search instructions.

For certain instructions, two 16-bit ALU operations can be performed simultaneously on register pairs (a 16-bit high half and 16-bit low half of a compute register). Quad 16-bit operations are possible using the second ALU.

The 40-bit shifter can perform shifts and rotates and is used to support normalization, field extract, and field deposit instructions.

The program sequencer controls the flow of instruction execution, including instruction alignment and decoding. For program flow control, the sequencer supports PC relative and indirect conditional jumps (with static branch prediction), and subroutine calls. Hardware is provided to support zero-overhead looping. The architecture is fully interlocked, meaning that the programmer need not manage the pipeline when executing instructions with data dependencies.

The address arithmetic unit provides two addresses for simultaneous dual fetches from memory. It contains a multiported register file consisting of four sets of 32-bit index, modify, length, and base registers (for circular buffering), and eight additional 32-bit pointer registers (for C-style indexed stack manipulation).

Blackfin processors support a modified Harvard architecture in combination with a hierarchical memory structure. Level 1 (L1) memories are those that typically operate at the full processor speed with little or no latency. At the L1 level, the instruction memory holds instructions only. The two data memories hold data, and a dedicated scratchpad data memory stores stack and local variable information.

In addition, multiple L1 memory blocks are provided, offering a configurable mix of SRAM and cache. The memory management unit (MMU) provides memory protection for individual tasks that may be operating on the core and can protect system registers from unintended access.

The architecture provides three modes of operation: user mode, supervisor mode, and emulation mode. User mode has restricted access to certain system resources, thus providing a protected software environment, while supervisor mode has unrestricted access to the system and core resources.

The Blackfin processor instruction set has been optimized so that 16-bit opcodes represent the most frequently used instructions, resulting in excellent compiled code density. Complex DSP instructions are encoded into 32-bit opcodes, representing fully featured multifunction instructions. Blackfin processors support a limited multi-issue capability, where a 32-bit instruction can be issued in parallel with two 16-bit instructions, allowing the programmer to use many of the core resources in a single instruction cycle.

The Blackfin processor assembly language uses an algebraic syntax for ease of coding and readability. The architecture has been optimized for use in conjunction with the C/C++ compiler, resulting in fast and efficient software implementations.

## <span id="page-3-1"></span>**MEMORY ARCHITECTURE**

The ADSP-BF531/ADSP-BF532/ADSP-BF533 processors view memory as a single unified 4G byte address space, using 32-bit addresses. All resources, including internal memory, external memory, and I/O control registers, occupy separate sections of this common address space. The memory portions of this address space are arranged in a hierarchical structure to provide a good cost/performance balance of some very fast, low latency on-chip memory as cache or SRAM, and larger, lower cost and performance off-chip memory systems. See [Figure 3,](#page-5-0) [Figure 4,](#page-5-1) and [Figure 5 on Page 6.](#page-5-2)

The L1 memory system is the primary highest performance memory available to the Blackfin processor. The off-chip memory system, accessed through the external bus interface unit (EBIU), provides expansion with SDRAM, flash memory, and SRAM, optionally accessing up to 132M bytes of physical memory.

The memory DMA controller provides high bandwidth datamovement capability. It can perform block transfers of code or data between the internal memory and the external memory spaces.

## **Internal (On-Chip) Memory**

The processors have three blocks of on-chip memory that provide high bandwidth access to the core.

The first block is the L1 instruction memory, consisting of up to 80K bytes SRAM, of which 16K bytes can be configured as a four way set-associative cache. This memory is accessed at full processor speed.



*Figure 2. Blackfin Processor Core*

<span id="page-4-0"></span>The second on-chip memory block is the L1 data memory, consisting of one or two banks of up to 32K bytes. The memory banks are configurable, offering both cache and SRAM functionality. This memory block is accessed at full processor speed.

The third memory block is a 4K byte scratchpad SRAM, which runs at the same speed as the L1 memories, but is only accessible as data SRAM and cannot be configured as cache memory.

#### **External (Off-Chip) Memory**

External memory is accessed via the external bus interface unit (EBIU). This 16-bit interface provides a glueless connection to a bank of synchronous DRAM (SDRAM) as well as up to four banks of asynchronous memory devices including flash, EPROM, ROM, SRAM, and memory mapped I/O devices.

The PC133-compliant SDRAM controller can be programmed to interface to up to 128M bytes of SDRAM. The SDRAM controller allows one row to be open for each internal SDRAM bank, for up to four internal SDRAM banks, improving overall system performance.

The asynchronous memory controller can be programmed to control up to four banks of devices with very flexible timing parameters for a wide variety of devices. Each bank occupies a 1M byte segment regardless of the size of the devices used, so that these banks are only contiguous if each is fully populated with 1M byte of memory.

#### **I/O Memory Space**

Blackfin processors do not define a separate I/O space. All resources are mapped through the flat 32-bit address space. On-chip I/O devices have their control registers mapped into memory mapped registers (MMRs) at addresses near the top of the 4G byte address space. These are separated into two smaller blocks, one containing the control MMRs for all core functions, and the other containing the registers needed for setup and control of the on-chip peripherals outside of the core. The MMRs are accessible only in supervisor mode and appear as reserved space to on-chip peripherals.

#### **Booting**

The ADSP-BF531/ADSP-BF532/ADSP-BF533 processors contain a small boot kernel, which configures the appropriate peripheral for booting. If the processors are configured to boot from boot ROM memory space, the processor starts executing from the on-chip boot ROM. For more information, see [Boot](#page-13-0)[ing Modes on Page 14.](#page-13-0)

$0$ xFFFF FFFF $-$		
0xFFE0 0000	<b>CORE MMR REGISTERS (2M BYTE)</b>	
0xFFC0 0000	<b>SYSTEM MMR REGISTERS (2M BYTE)</b>	
	<b>RESERVED</b>	
0xFFB0 1000	<b>SCRATCHPAD SRAM (4K BYTE)</b>	
0xFFB0 0000	<b>RESERVED</b>	
0xFFA1 4000	<b>INSTRUCTION SRAM/CACHE (16K BYTE)</b>	
0xFFA1 0000	<b>RESERVED</b>	
0xFFA0 C000	<b>INSTRUCTION SRAM (16K BYTE)</b>	NTERNAL MEMORY MAP
0xFFA08000	<b>RESERVED</b>	
0xFFA0 0000	<b>RESERVED</b>	
0xFF90 8000		
0xFF90 4000	<b>RESERVED</b>	
0xFF80 8000	<b>RESERVED</b>	
0xFF80 4000	DATA BANK A SRAM/CACHE (16K BYTE)	
	<b>RESERVED</b>	
0xEF00 0000	<b>RESERVED</b>	
0x2040 0000	<b>ASYNC MEMORY BANK 3 (1M BYTE)</b>	EXTERNAL MEMORY MAP
0x2030 0000	<b>ASYNC MEMORY BANK 2 (1M BYTE)</b>	
0x2020 0000	<b>ASYNC MEMORY BANK 1 (1M BYTE)</b>	
0x2010 0000	<b>ASYNC MEMORY BANK 0 (1M BYTE)</b>	
0x2000 0000	<b>RESERVED</b>	
0x0800 0000		
0x0000 0000	SDRAM MEMORY (16M BYTE TO 128M BYTE)	

*Figure 3. ADSP-BF531 Internal/External Memory Map*

<span id="page-5-0"></span>

<span id="page-5-1"></span>*Figure 4. ADSP-BF532 Internal/External Memory Map*



*Figure 5. ADSP-BF533 Internal/External Memory Map*

#### <span id="page-5-2"></span>**Event Handling**

The event controller on the processors handle all asynchronous and synchronous events to the processor. The ADSP-BF531/ ADSP-BF532/ADSP-BF533 processors provide event handling that supports both nesting and prioritization. Nesting allows multiple event service routines to be active simultaneously. Prioritization ensures that servicing of a higher priority event takes precedence over servicing of a lower priority event. The controller provides support for five different types of events:

- Emulation An emulation event causes the processor to enter emulation mode, allowing command and control of the processor via the JTAG interface.
- Reset This event resets the processor.
- Nonmaskable Interrupt (NMI) The NMI event can be generated by the software watchdog timer or by the NMI input signal to the processor. The NMI event is frequently used as a power-down indicator to initiate an orderly shutdown of the system.
- Exceptions Events that occur synchronously to program flow (i.e., the exception is taken before the instruction is allowed to complete). Conditions such as data alignment violations and undefined instructions cause exceptions.
- Interrupts Events that occur asynchronously to program flow. They are caused by input pins, timers, and other peripherals, as well as by an explicit software instruction.

Each event type has an associated register to hold the return address and an associated return-from-event instruction. When an event is triggered, the state of the processor is saved on the supervisor stack.

The ADSP-BF531/ADSP-BF532/ADSP-BF533 processors' event controller consists of two stages, the core event controller (CEC) and the system interrupt controller (SIC). The core event controller works with the system interrupt controller to prioritize and control all system events. Conceptually, interrupts from the peripherals enter into the SIC, and are then routed directly into the general-purpose interrupts of the CEC.

#### **Core Event Controller (CEC)**

The CEC supports nine general-purpose interrupts (IVG15–7), in addition to the dedicated interrupt and exception events. Of these general-purpose interrupts, the two lowest priority interrupts (IVG15–14) are recommended to be reserved for software interrupt handlers, leaving seven prioritized interrupt inputs to support the peripherals of the processor. [Table 2](#page-6-0) describes the inputs to the CEC, identifies their names in the event vector table (EVT), and lists their priorities.

#### <span id="page-6-0"></span>**Table 2. Core Event Controller (CEC)**



#### **System Interrupt Controller (SIC)**

The system interrupt controller provides the mapping and routing of events from the many peripheral interrupt sources to the prioritized general-purpose interrupt inputs of the CEC. Although the processors provide a default mapping, the user can alter the mappings and priorities of interrupt events by writing the appropriate values into the interrupt assignment registers (SIC\_IARx). [Table 3](#page-6-1) describes the inputs into the SIC and the default mappings into the CEC.

<span id="page-6-1"></span>**Table 3. System Interrupt Controller (SIC)**



#### **Event Control**

The processors provide a very flexible mechanism to control the processing of events. In the CEC, three registers are used to coordinate and control events. Each register is 32 bits wide:

- CEC interrupt latch register (ILAT) The ILAT register indicates when events have been latched. The appropriate bit is set when the processor has latched the event and cleared when the event has been accepted into the system. This register is updated automatically by the controller, but it can also be written to clear (cancel) latched events. This register can be read while in supervisor mode and can only be written while in supervisor mode when the corresponding IMASK bit is cleared.
- CEC interrupt mask register (IMASK) The IMASK register controls the masking and unmasking of individual events. When a bit is set in the IMASK register, that event is unmasked and is processed by the CEC when asserted. A cleared bit in the IMASK register masks the event, preventing the processor from servicing the event even though the event may be latched in the ILAT register. This register can be read or written while in supervisor mode.

Note that general-purpose interrupts can be globally enabled and disabled with the STI and CLI instructions, respectively.

• CEC interrupt pending register (IPEND) – The IPEND register keeps track of all nested events. A set bit in the IPEND register indicates the event is currently active or nested at some level. This register is updated automatically by the controller but can be read while in supervisor mode.

The SIC allows further control of event processing by providing three 32-bit interrupt control and status registers. Each register contains a bit corresponding to each of the peripheral interrupt events shown in [Table 3](#page-6-1).

- SIC interrupt mask register (SIC\_IMASK) This register controls the masking and unmasking of each peripheral interrupt event. When a bit is set in this register, that peripheral event is unmasked and is processed by the system when asserted. A cleared bit in this register masks the peripheral event, preventing the processor from servicing the event.
- SIC interrupt status register (SIC\_ISR) As multiple peripherals can be mapped to a single event, this register allows the software to determine which peripheral event source triggered the interrupt. A set bit indicates the peripheral is asserting the interrupt, and a cleared bit indicates the peripheral is not asserting the event.
- SIC interrupt wakeup enable register (SIC\_IWR) By enabling the corresponding bit in this register, a peripheral can be configured to wake up the processor, should the core be idled when the event is generated. See [Dynamic](#page-10-1)  [Power Management on Page 11](#page-10-1).

Because multiple interrupt sources can map to a single generalpurpose interrupt, multiple pulse assertions can occur simultaneously, before or during interrupt processing for an interrupt event already detected on this interrupt input. The IPEND register contents are monitored by the SIC as the interrupt acknowledgement.

The appropriate ILAT register bit is set when an interrupt rising edge is detected (detection requires two core clock cycles). The bit is cleared when the respective IPEND register bit is set. The IPEND bit indicates that the event has entered into the processor pipeline. At this point the CEC recognizes and queues the next rising edge event on the corresponding event input. The minimum latency from the rising edge transition of the general-purpose interrupt to the IPEND output asserted is three core clock cycles; however, the latency can be much higher, depending on the activity within and the state of the processor.

## <span id="page-7-0"></span>**DMA CONTROLLERS**

The ADSP-BF531/ADSP-BF532/ADSP-BF533 processors have multiple, independent DMA channels that support automated data transfers with minimal overhead for the processor core. DMA transfers can occur between the processor's internal memories and any of its DMA-capable peripherals. Additionally, DMA transfers can be accomplished between any of the DMA-capable peripherals and external devices connected to the external memory interfaces, including the SDRAM controller

and the asynchronous memory controller. DMA-capable peripherals include the SPORTs, SPI port, UART, and PPI. Each individual DMA-capable peripheral has at least one dedicated DMA channel.

The DMA controller supports both 1-dimensional (1-D) and 2 dimensional (2-D) DMA transfers. DMA transfer initialization can be implemented from registers or from sets of parameters called descriptor blocks.

The 2-D DMA capability supports arbitrary row and column sizes up to 64K elements by 64K elements, and arbitrary row and column step sizes up to ±32K elements. Furthermore, the column step size can be less than the row step size, allowing implementation of interleaved data streams. This feature is especially useful in video applications where data can be de-interleaved on the fly.

Examples of DMA types supported by the DMA controller include:

- A single, linear buffer that stops upon completion
- A circular, autorefreshing buffer that interrupts on each full or fractionally full buffer
- 1-D or 2-D DMA using a linked list of descriptors
- 2-D DMA using an array of descriptors, specifying only the base DMA address within a common page

In addition to the dedicated peripheral DMA channels, there are two pairs of memory DMA channels provided for transfers between the various memories of the processor system. This enables transfers of blocks of data between any of the memories—including external SDRAM, ROM, SRAM, and flash memory—with minimal processor intervention. Memory DMA transfers can be controlled by a very flexible descriptor-based methodology or by a standard register-based autobuffer mechanism.

## <span id="page-7-1"></span>**REAL-TIME CLOCK**

The processor real-time clock (RTC) provides a robust set of digital watch features, including current time, stopwatch, and alarm. The RTC is clocked by a 32.768 kHz crystal external to the ADSP-BF531/ADSP-BF532/ADSP-BF533 processors. The RTC peripheral has dedicated power supply pins so that it can remain powered up and clocked even when the rest of the processor is in a low power state. The RTC provides several programmable interrupt options, including interrupt per second, minute, hour, or day clock ticks, interrupt on programmable stopwatch countdown, or interrupt at a programmed alarm time.

The 32.768 kHz input clock frequency is divided down to a 1 Hz signal by a prescaler. The counter function of the timer consists of four counters: a 60 second counter, a 60 minute counter, a 24 hour counter, and a 32,768 day counter.

When enabled, the alarm function generates an interrupt when the output of the timer matches the programmed value in the alarm control register. The two alarms are time of day and a day and time of that day.

The stopwatch function counts down from a programmed value, with one second resolution. When the stopwatch is enabled and the counter underflows, an interrupt is generated.

Like other peripherals, the RTC can wake up the processor from sleep mode upon generation of any RTC wakeup event. Additionally, an RTC wakeup event can wake up the processor from deep sleep mode, and wake up the on-chip internal voltage regulator from a powered-down state.

Connect RTC pins RTXI and RTXO with external components as shown in [Figure 6](#page-8-3).



**SUGGESTED COMPONENTS: X1 = ECL IPTEK EC38J (THROUGH-HOLE PACKAGE) OR EPSON MC405 12 pF LOAD (SURFACE-MOUNT PACKAGE)**

- **C1 = 22pF**
- **C2 = 22pF**

**R1 = 10M**Ω **NOTE: C1 AND C2 ARE SPECIFIC TO CRYSTAL SPECIFIED FOR X1. CONTACT CRYSTAL MANUFACTURER FOR DETAILS. C1 AND C2 SPECIFICATIONS ASSUME BOARD TRACE CAPACITANCE OF 3pF.**

*Figure 6. External Components for RTC*

## <span id="page-8-3"></span><span id="page-8-0"></span>**WATCHDOG TIMER**

The ADSP-BF531/ADSP-BF532/ADSP-BF533 processors include a 32-bit timer that can be used to implement a software watchdog function. A software watchdog can improve system availability by forcing the processor to a known state through generation of a hardware reset, nonmaskable interrupt (NMI), or general-purpose interrupt, if the timer expires before being reset by software. The programmer initializes the count value of the timer, enables the appropriate interrupt, then enables the timer. Thereafter, the software must reload the counter before it counts to zero from the programmed value. This protects the system from remaining in an unknown state where software, which would normally reset the timer, has stopped running due to an external noise condition or software error.

If configured to generate a hardware reset, the watchdog timer resets both the core and the processor peripherals. After a reset, software can determine if the watchdog was the source of the hardware reset by interrogating a status bit in the watchdog timer control register.

The timer is clocked by the system clock (SCLK), at a maximum frequency of  $f_{\text{SCLK}}$ .

## <span id="page-8-1"></span>**TIMERS**

There are four general-purpose programmable timer units in the ADSP-BF531/ADSP-BF532/ADSP-BF533 processors. Three timers have an external pin that can be configured either as a pulse-width modulator (PWM) or timer output, as an input to

clock the timer, or as a mechanism for measuring pulse widths and periods of external events. These timers can be synchronized to an external clock input to the PF1 pin (TACLK), an external clock input to the PPI\_CLK pin (TMRCLK), or to the internal SCLK.

The timer units can be used in conjunction with the UART to measure the width of the pulses in the data stream to provide an autobaud detect function for a serial channel.

The timers can generate interrupts to the processor core providing periodic events for synchronization, either to the system clock or to a count of external signals.

In addition to the three general-purpose programmable timers, a fourth timer is also provided. This extra timer is clocked by the internal processor clock and is typically used as a system tick clock for generation of operating system periodic interrupts.

## <span id="page-8-2"></span>**SERIAL PORTS (SPORTs)**

The ADSP-BF531/ADSP-BF532/ADSP-BF533 processors incorporate two dual-channel synchronous serial ports (SPORT0 and SPORT1) for serial and multiprocessor communications. The SPORTs support the following features:

- I<sup>2</sup>S capable operation.
- Bidirectional operation Each SPORT has two sets of independent transmit and receive pins, enabling eight channels of I<sup>2</sup>S stereo audio.
- Buffered (8-deep) transmit and receive ports Each port has a data register for transferring data words to and from other processor components and shift registers for shifting data in and out of the data registers.
- Clocking Each transmit and receive port can either use an external serial clock or generate its own, in frequencies ranging from  $(f_{SCIK}/131,070)$  Hz to  $(f_{SCIK}/2)$  Hz.
- Word length Each SPORT supports serial data words from 3 bits to 32 bits in length, transferred most-significant-bit first or least-significant-bit first.
- Framing Each transmit and receive port can run with or without frame sync signals for each data word. Frame sync signals can be generated internally or externally, active high or low, and with either of two pulse widths and early or late frame sync.
- Companding in hardware Each SPORT can perform A-law or µ-law companding according to ITU recommendation G.711. Companding can be selected on the transmit and/or receive channel of the SPORT without additional latencies.
- DMA operations with single-cycle overhead Each SPORT can automatically receive and transmit multiple buffers of memory data. The processor can link or chain sequences of DMA transfers between a SPORT and memory.

- Interrupts Each transmit and receive port generates an interrupt upon completing the transfer of a data-word or after transferring an entire data buffer or buffers through DMA.
- Multichannel capability Each SPORT supports 128 channels out of a 1,024-channel window and is compatible with the H.100, H.110, MVIP-90, and HMVIP standards.

An additional 250 mV of SPORT input hysteresis can be enabled by setting Bit 15 of the PLL\_CTL register. When this bit is set, all SPORT input pins have the increased hysteresis.

## <span id="page-9-0"></span>**SERIAL PERIPHERAL INTERFACE (SPI) PORT**

The ADSP-BF531/ADSP-BF532/ADSP-BF533 processors have an SPI-compatible port that enables the processor to communicate with multiple SPI-compatible devices.

The SPI interface uses three pins for transferring data: two data pins (master output-slave input, MOSI, and master input-slave output, MISO) and a clock pin (serial clock, SCK). An SPI chip select input pin (SPISS) lets other SPI devices select the processor, and seven SPI chip select output pins (SPISEL7–1) let the processor select other SPI devices. The SPI select pins are reconfigured general-purpose I/O pins. Using these pins, the SPI port provides a full-duplex, synchronous serial interface which supports both master/slave modes and multimaster environments.

The baud rate and clock phase/polarities for the SPI port are programmable, and it has an integrated DMA controller, configurable to support transmit or receive data streams. The SPI DMA controller can only service unidirectional accesses at any given time.

The SPI port clock rate is calculated as:

$$
SPI \; Clock \; Rate = \frac{f_{SCLK}}{2 \times SPI\_BAUD}
$$

where the 16-bit SPI\_BAUD register contains a value of 2 to 65,535.

During transfers, the SPI port simultaneously transmits and receives by serially shifting data in and out on its two serial data lines. The serial clock line synchronizes the shifting and sampling of data on the two serial data lines.

## <span id="page-9-1"></span>**UART PORT**

The ADSP-BF531/ADSP-BF532/ADSP-BF533 processors provide a full-duplex universal asynchronous receiver/transmitter (UART) port, which is fully compatible with PC-standard UARTs. The UART port provides a simplified UART interface to other peripherals or hosts, supporting full-duplex, DMA-supported, asynchronous transfers of serial data. The UART port includes support for 5 data bits to 8 data bits, 1 stop bit or 2 stop bits, and none, even, or odd parity. The UART port supports two modes of operation:

• PIO (programmed I/O) – The processor sends or receives data by writing or reading I/O-mapped UART registers. The data is double-buffered on both transmit and receive.

• DMA (direct memory access) – The DMA controller transfers both transmit and receive data. This reduces the number and frequency of interrupts required to transfer data to and from memory. The UART has two dedicated DMA channels, one for transmit and one for receive. These DMA channels have lower default priority than most DMA channels because of their relatively low service rates.

The baud rate, serial data format, error code generation and status, and interrupts for the UART port are programmable.

The UART programmable features include:

- Supporting bit rates ranging from  $(f_{\text{SCLK}}/1,048,576)$  bits per second to  $(f_{\text{SCLK}}/16)$  bits per second.
- Supporting data formats from seven bits to 12 bits per frame.
- Both transmit and receive operations can be configured to generate maskable interrupts to the processor.

The UART port's clock rate is calculated as:

$$
UART \; Clock \; Rate = \frac{f_{SCLK}}{16 \times UART\_Division}
$$

where the 16-bit UART\_Divisor comes from the UART\_DLH register (most significant 8 bits) and UART\_DLL register (least significant 8 bits).

In conjunction with the general-purpose timer functions, autobaud detection is supported.

The capabilities of the UART are further extended with support for the Infrared Data Association (IrDA®) serial infrared physical layer link specification (SIR) protocol.

## <span id="page-9-2"></span>**GENERAL-PURPOSE I/O PORT F**

The ADSP-BF531/ADSP-BF532/ADSP-BF533 processors have 16 bidirectional, general-purpose I/O pins on Port F (PF15–0). Each general-purpose I/O pin can be individually controlled by manipulation of the GPIO control, status and interrupt registers:

- GPIO direction control register Specifies the direction of each individual PFx pin as input or output.
- GPIO control and status registers The processor employs a "write one to modify" mechanism that allows any combination of individual GPIO pins to be modified in a single instruction, without affecting the level of any other GPIO pins. Four control registers are provided. One register is written in order to set GPIO pin values, one register is written in order to clear GPIO pin values, one register is written in order to toggle GPIO pin values, and one register is written in order to specify GPIO pin values. Reading the GPIO status register allows software to interrogate the sense of the GPIO pin.
- GPIO interrupt mask registers The two GPIO interrupt mask registers allow each individual PFx pin to function as an interrupt to the processor. Similar to the two GPIO control registers that are used to set and clear individual GPIO pin values, one GPIO interrupt mask register sets bits to enable interrupt function, and the other GPIO interrupt mask register clears bits to disable interrupt function.

• GPIO interrupt sensitivity registers – The two GPIO interrupt sensitivity registers specify whether individual PFx pins are level- or edge-sensitive and specify—if edge-sensitive—whether just the rising edge or both the rising and falling edges of the signal are significant. One register selects the type of sensitivity, and one register selects which edges are significant for edge-sensitivity.

## <span id="page-10-0"></span>**PARALLEL PERIPHERAL INTERFACE**

The processors provide a parallel peripheral interface (PPI) that can connect directly to parallel ADCs and DACs, video encoders and decoders, and other general-purpose peripherals. The PPI consists of a dedicated input clock pin, up to three frame synchronization pins, and up to 16 data pins. The input clock supports parallel data rates up to half the system clock rate and the synchronization signals can be configured as either inputs or outputs.

The PPI supports a variety of general-purpose and ITU-R 656 modes of operation. In general-purpose mode, the PPI provides half-duplex, bi-directional data transfer with up to 16 bits of data. Up to three frame synchronization signals are also provided. In ITU-R 656 mode, the PPI provides half-duplex bidirectional transfer of 8- or 10-bit video data. Additionally, onchip decode of embedded start-of-line (SOL) and start-of-field (SOF) preamble packets is supported.

## **General-Purpose Mode Descriptions**

The general-purpose modes of the PPI are intended to suit a wide variety of data capture and transmission applications.

Three distinct sub modes are supported:

- Input mode Frame syncs and data are inputs into the PPI.
- Frame capture mode Frame syncs are outputs from the PPI, but data are inputs.
- Output mode Frame syncs and data are outputs from the PPI.

## **Input Mode**

Input mode is intended for ADC applications, as well as video communication with hardware signaling. In its simplest form, PPI\_FS1 is an external frame sync input that controls when to read data. The PPI\_DELAY MMR allows for a delay (in PPI\_CLK cycles) between reception of this frame sync and the initiation of data reads. The number of input data samples is user programmable and defined by the contents of the PPI\_COUNT register. The PPI supports 8-bit and 10-bit through 16-bit data, programmable in the PPI\_CONTROL register.

## **Frame Capture Mode**

Frame capture mode allows the video source(s) to act as a slave (e.g., for frame capture). The processors control when to read from the video source(s). PPI\_FS1 is an HSYNC output and PPI\_FS2 is a VSYNC output.

## **Output Mode**

Output mode is used for transmitting video or other data with up to three output frame syncs. Typically, a single frame sync is appropriate for data converter applications, whereas two or three frame syncs could be used for sending video with hardware signaling.

## **ITU-R 656 Mode Descriptions**

The ITU-R 656 modes of the PPI are intended to suit a wide variety of video capture, processing, and transmission applications. Three distinct sub modes are supported:

- Active video only mode
- Vertical blanking only mode
- Entire field mode

## **Active Video Only Mode**

Active video only mode is used when only the active video portion of a field is of interest and not any of the blanking intervals. The PPI does not read in any data between the end of active video (EAV) and start of active video (SAV) preamble symbols, or any data present during the vertical blanking intervals. In this mode, the control byte sequences are not stored to memory; they are filtered by the PPI. After synchronizing to the start of Field 1, the PPI ignores incoming samples until it sees an SAV code. The user specifies the number of active video lines per frame (in PPI\_COUNT register).

## **Vertical Blanking Interval Mode**

In this mode, the PPI only transfers vertical blanking interval (VBI) data.

## **Entire Field Mode**

In this mode, the entire incoming bit stream is read in through the PPI. This includes active video, control preamble sequences, and ancillary data that can be embedded in horizontal and vertical blanking intervals. Data transfer starts immediately after synchronization to Field 1. Data is transferred to or from the synchronous channels through eight DMA engines that work autonomously from the processor core.

## <span id="page-10-1"></span>**DYNAMIC POWER MANAGEMENT**

The ADSP-BF531/ADSP-BF532/ADSP-BF533 processors provides four operating modes, each with a different performance/ power profile. In addition, dynamic power management provides the control functions to dynamically alter the processor core supply voltage, further reducing power dissipation. Control of clocking to each of the processor peripherals also reduces power consumption. See [Table 4](#page-11-0) for a summary of the power settings for each mode.

## **Full-On Operating Mode—Maximum Performance**

In the full-on mode, the PLL is enabled and is not bypassed, providing capability for maximum operational frequency. This is the power-up default execution state in which maximum performance can be achieved. The processor core and all enabled peripherals run at full speed.

#### **Active Operating Mode—Moderate Power Savings**

In the active mode, the PLL is enabled but bypassed. Because the PLL is bypassed, the processor's core clock (CCLK) and system clock (SCLK) run at the input clock (CLKIN) frequency. DMA access is available to appropriately configured L1 memories.

In the active mode, it is possible to disable the PLL through the PLL control register (PLL\_CTL). If disabled, the PLL must be re-enabled before it can transition to the full-on or sleep modes.

<span id="page-11-0"></span>



## **Sleep Operating Mode—High Dynamic Power Savings**

The sleep mode reduces dynamic power dissipation by disabling the clock to the processor core (CCLK). The PLL and system clock (SCLK), however, continue to operate in this mode. Typically an external event or RTC activity will wake up the processor. When in the sleep mode, assertion of wakeup causes the processor to sense the value of the BYPASS bit in the PLL control register (PLL\_CTL). If BYPASS is disabled, the processor will transition to the full-on mode. If BYPASS is enabled, the processor will transition to the active mode.

When in the sleep mode, system DMA access to L1 memory is not supported.

## **Deep Sleep Operating Mode—Maximum Dynamic Power Savings**

The deep sleep mode maximizes dynamic power savings by disabling the clocks to the processor core (CCLK) and to all synchronous peripherals (SCLK). Asynchronous peripherals, such as the RTC, may still be running but cannot access internal resources or external memory. This powered-down mode can only be exited by assertion of the reset interrupt (RESET) or by an asynchronous interrupt generated by the RTC. When in deep sleep mode, an RTC asynchronous interrupt causes the processor to transition to the active mode. Assertion of RESET while in deep sleep mode causes the processor to transition to the fullon mode.

## **Hibernate State—Maximum Static Power Savings**

The hibernate state maximizes static power savings by disabling the voltage and clocks to the processor core (CCLK) and to all the synchronous peripherals (SCLK). The internal voltage regulator for the processor can be shut off by writing b#00 to the FREQ bits of the VR\_CTL register. In addition to disabling the clocks, this sets the internal power supply voltage ( $V_{DDINT}$ ) to 0 V to provide the lowest static power dissipation. Any critical

information stored internally (memory contents, register contents, etc.) must be written to a nonvolatile storage device prior to removing power if the processor state is to be preserved. Since  $V_{\text{DDEXT}}$  is still supplied in this mode, all of the external pins three-state, unless otherwise specified. This allows other devices that may be connected to the processor to still have power applied without drawing unwanted current. The internal supply regulator can be woken up either by a real-time clock wakeup or by asserting the RESET pin.

## **Power Savings**

As shown in [Table 5](#page-11-1), the processors support three different power domains. The use of multiple power domains maximizes flexibility, while maintaining compliance with industry standards and conventions. By isolating the internal logic of the processor into its own power domain, separate from the RTC and other I/O, the processor can take advantage of dynamic power management without affecting the RTC or other I/O devices. There are no sequencing requirements for the various power domains.

#### <span id="page-11-1"></span>Table 5. Power Domains



The power dissipated by a processor is largely a function of the clock frequency of the processor and the square of the operating voltage. For example, reducing the clock frequency by 25% results in a 25% reduction in dynamic power dissipation, while reducing the voltage by 25% reduces dynamic power dissipation by more than 40%. Further, these power savings are additive, in that if the clock frequency and supply voltage are both reduced, the power savings can be dramatic.

The dynamic power management feature of the processor allows both the processor's input voltage  $(V_{DDNT})$  and clock frequency ( $f_{CCLK}$ ) to be dynamically controlled.

The savings in power dissipation can be modeled using the power savings factor and % power savings calculations.

The power savings factor is calculated as:

power savings factor

$$
= \frac{f_{CCLKRED}}{f_{CCLKNOM}} \times \left(\frac{V_{DDINTRED}}{V_{DDINTNOM}}\right)^2 \times \left(\frac{t_{RED}}{t_{NOM}}\right)
$$

where the variables in the equation are:

 $f_{\text{CCLKNOM}}$  is the nominal core clock frequency  $f_{CCLKRED}$  is the reduced core clock frequency  $V_{DDINTNOM}$  is the nominal internal supply voltage  $V_{DDINTER}$  is the reduced internal supply voltage  $t_{NOM}$  is the duration running at  $f_{CCLKNOM}$  $t_{RED}$  is the duration running at  $f_{CCLKRED}$ 

The percent power savings is calculated as:

% power savings =  $(1 -$  power savings factor)  $\times 100\%$ 

## <span id="page-12-0"></span>**VOLTAGE REGULATION**

The Blackfin processor provides an on-chip voltage regulator that can generate appropriate  $V_{DDINT}$  voltage levels from the V<sub>DDEXT</sub> supply. See [Operating Conditions on Page 21](#page-20-0) for regulator tolerances and acceptable  $V_{\text{DDEXT}}$  ranges for specific models.

[Figure 7](#page-12-2) shows the typical external components required to complete the power management system. The regulator controls the internal logic voltage levels and is programmable with the voltage regulator control register (VR\_CTL) in increments of 50 mV. To reduce standby power consumption, the internal voltage regulator can be programmed to remove power to the processor core while keeping I/O power (V<sub>DDEXT</sub>) supplied. While in the hibernate state, I/O power is still being applied, eliminating the need for external buffers. The voltage regulator can be activated from this power-down state either through an RTC wakeup or by asserting RESET, both of which initiate a boot sequence. The regulator can also be disabled and bypassed at the user's discretion.



*Figure 7. Voltage Regulator Circuit*

#### <span id="page-12-2"></span>**Voltage Regulator Layout Guidelines**

Regulator external component placement, board routing, and bypass capacitors all have a significant effect on noise injected into the other analog circuits on-chip. The VROUT1–0 traces and voltage regulator external components should be considered as noise sources when doing board layout and should not be routed or placed near sensitive circuits or components on the board. All internal and I/O power supplies should be well bypassed with bypass capacitors placed as close to the processors as possible.

For further details on the on-chip voltage regulator and related board design guidelines, see the Switching Regulator Design Considerations for ADSP-BF533 Blackfin Processors (EE-228) applications note on the Analog Devices web site [\(www.ana](http://www.analog.com)[log.com](http://www.analog.com))—use site search on "EE-228".

## <span id="page-12-1"></span>**CLOCK SIGNALS**

The ADSP-BF531/ADSP-BF532/ADSP-BF533 processors can be clocked by an external crystal, a sine wave input, or a buffered, shaped clock derived from an external clock oscillator.

If an external clock is used, it should be a TTL-compatible signal and must not be halted, changed, or operated below the specified frequency during normal operation. This signal is connected to the processor's CLKIN pin. When an external clock is used, the XTAL pin must be left unconnected.

Alternatively, because the processors include an on-chip oscillator circuit, an external crystal can be used. For fundamental frequency operation, use the circuit shown in [Figure 8](#page-12-3).



**DEPENDING ON THE CRYSTAL AND LAYOUT. PLEASE ANALYZE CAREFULLY.**

*Figure 8. External Crystal Connections*

<span id="page-12-3"></span>A parallel-resonant, fundamental frequency, microprocessorgrade crystal is connected across the CLKIN and XTAL pins. The on-chip resistance between CLKIN and the XTAL pin is in the 500 kΩ range. Further parallel resistors are typically not recommended. The two capacitors and the series resistor shown in [Figure 8](#page-12-3) fine tune the phase and amplitude of the sine frequency. The capacitor and resistor values shown in [Figure 8](#page-12-3) are typical values only. The capacitor values are dependent upon the crystal manufacturer's load capacitance recommendations and the physical PCB layout. The resistor value depends on the drive level specified by the crystal manufacturer. System designs should verify the customized values based on careful investigation on multiple devices over the allowed temperature range.

A third-overtone crystal can be used at frequencies above 25 MHz. The circuit is then modified to ensure crystal operation only at the third overtone, by adding a tuned inductor circuit as shown in [Figure 8](#page-12-3).

As shown in [Figure 9,](#page-13-1) the core clock (CCLK) and system peripheral clock (SCLK) are derived from the input clock (CLKIN) signal. An on-chip PLL is capable of multiplying the CLKIN signal by a user programmable 0.5× to 64× multiplication factor (bounded by specified minimum and maximum VCO frequencies). The default multiplier is 10×, but it can be modified by a software instruction sequence. On-the-fly frequency changes can be effected by simply writing to the PLL\_DIV register.



*Figure 9. Frequency Modification Methods*

<span id="page-13-1"></span>All on-chip peripherals are clocked by the system clock (SCLK). The system clock frequency is programmable by means of the SSEL3–0 bits of the PLL\_DIV register. The values programmed into the SSEL fields define a divide ratio between the PLL output (VCO) and the system clock. SCLK divider values are 1 through 15. [Table 6](#page-13-2) illustrates typical system clock ratios.

<span id="page-13-2"></span>



The maximum frequency of the system clock is  $f_{\text{SCLK}}$ . The divisor ratio must be chosen to limit the system clock frequency to its maximum of  $f_{\text{SCLK}}$ . The SSEL value can be changed dynamically without any PLL lock latencies by writing the appropriate values to the PLL divisor register (PLL\_DIV). When the SSEL value is changed, it affects all of the peripherals that derive their clock signals from the SCLK signal.

The core clock (CCLK) frequency can also be dynamically changed by means of the CSEL1–0 bits of the PLL\_DIV register. Supported CCLK divider ratios are 1, 2, 4, and 8, as shown in [Table 7.](#page-13-3) This programmable core clock capability is useful for fast core frequency modifications.

#### <span id="page-13-3"></span>**Table 7. Core Clock Ratios**



#### <span id="page-13-0"></span>**BOOTING MODES**

The ADSP-BF531/ADSP-BF532/ADSP-BF533 processors have two mechanisms (listed in [Table 8\)](#page-13-4) for automatically loading internal L1 instruction memory after a reset. A third mode is provided to execute from external memory, bypassing the boot sequence.

#### <span id="page-13-4"></span>**Table 8. Booting Modes**



The BMODE pins of the reset configuration register, sampled during power-on resets and software-initiated resets, implement the following modes:

- Execute from 16-bit external memory Execution starts from address 0x2000 0000 with 16-bit packing. The boot ROM is bypassed in this mode. All configuration settings are set for the slowest device possible (3-cycle hold time; 15-cycle R/W access times; 4-cycle setup).
- Boot from 8-bit or 16-bit external flash memory The flash boot routine located in boot ROM memory space is set up using asynchronous Memory Bank 0. All configuration settings are set for the slowest device possible (3-cycle hold time; 15-cycle R/W access times; 4-cycle setup).
- Boot from SPI serial EEPROM/flash (8-, 16-, or 24-bit addressable, or Atmel AT45DB041, AT45DB081, or AT45DB161) – The SPI uses the PF2 output pin to select a single SPI EEPROM/flash device, submits a read command and successive address bytes (0x00) until a valid 8-, 16-, or 24-bit addressable EEPROM/flash device is detected, and begins clocking data into the processor at the beginning of L1 instruction memory.
- Boot from SPI serial master The Blackfin processor operates in SPI slave mode and is configured to receive the bytes of the LDR file from an SPI host (master) agent. To hold off the host device from transmitting while the boot ROM is busy, the Blackfin processor asserts a GPIO pin, called host wait (HWAIT), to signal the host device not to send any

more bytes until the flag is deasserted. The GPIO pin is chosen by the user and this information is transferred to the Blackfin processor via bits[10:5] of the FLAG header in the LDR image.

For each of the boot modes, a 10-byte header is first read from an external memory device. The header specifies the number of bytes to be transferred and the memory destination address. Multiple memory blocks can be loaded by any boot sequence. Once all blocks are loaded, program execution commences from the start of L1 instruction SRAM.

In addition, Bit 4 of the reset configuration register can be set by application code to bypass the normal boot sequence during a software reset. For this case, the processor jumps directly to the beginning of L1 instruction memory.

## <span id="page-14-0"></span>**INSTRUCTION SET DESCRIPTION**

The Blackfin processor family assembly language instruction set employs an algebraic syntax designed for ease of coding and readability. The instructions have been specifically tuned to provide a flexible, densely encoded instruction set that compiles to a very small final memory size. The instruction set also provides fully featured multifunction instructions that allow the programmer to use many of the processor core resources in a single instruction. Coupled with many features more often seen on microcontrollers, this instruction set is very efficient when compiling C and C++ source code. In addition, the architecture supports both user (algorithm/application code) and supervisor (O/S kernel, device drivers, debuggers, ISRs) modes of operation, allowing multiple levels of access to core processor resources.

The assembly language, which takes advantage of the processor's unique architecture, offers the following advantages:

- Seamlessly integrated DSP/CPU features are optimized for both 8-bit and 16-bit operations.
- A multi-issue load/store modified Harvard architecture, which supports two 16-bit MAC or four 8-bit ALU + two load/store + two pointer updates per cycle.
- All registers, I/O, and memory are mapped into a unified 4G byte memory space, providing a simplified programming model.
- Microcontroller features, such as arbitrary bit and bit-field manipulation, insertion, and extraction; integer operations on 8-, 16-, and 32-bit data types; and separate user and supervisor stack pointers.
- Code density enhancements, which include intermixing of 16-bit and 32-bit instructions (no mode switching, no code segregation). Frequently used instructions are encoded in 16 bits.

## <span id="page-14-1"></span>**DEVELOPMENT TOOLS**

The ADSP-BF531/ADSP-BF532/ADSP-BF533 processors are supported by a complete set of CROSSCORE®<sup>†</sup> software and hardware development tools, including Analog Devices emulators and VisualDSP++<sup>®‡</sup> development environment. The same emulator hardware that supports other Blackfin processors also fully emulates the processor.

The VisualDSP++ project management environment lets programmers develop and debug an application. This environment includes an easy to use assembler (which is based on an algebraic syntax), an archiver (librarian/library builder), a linker, a loader, a cycle-accurate instruction level simulator, a C/C++ compiler, and a C/C++ runtime library that includes DSP and mathematical functions. A key point for these tools is C/C++ code efficiency. The compiler has been developed for efficient translation of C/C++ code to processor assembly. The processor has architectural features that improve the efficiency of compiled C/C++ code.

The VisualDSP++ debugger has a number of important features. Data visualization is enhanced by a plotting package that offers a significant level of flexibility. This graphical representation of user data enables the programmer to quickly determine the performance of an algorithm. As algorithms grow in complexity, this capability can have increasing significance on the designer's development schedule, increasing productivity. Statistical profiling enables the programmer to non intrusively poll the processor as it is running the program. This feature, unique to VisualDSP++, enables the software developer to passively gather important code execution metrics without interrupting the real-time characteristics of the program. Essentially, the developer can identify bottlenecks in software quickly and efficiently. By using the profiler, the programmer can focus on those areas in the program that impact performance and take corrective action.

Debugging both C/C++ and assembly programs with the VisualDSP++ debugger, programmers can:

- View mixed C/C++ and assembly code (interleaved source and object information).
- Insert breakpoints.
- Set conditional breakpoints on registers, memory, and stacks.
- Trace instruction execution.
- Perform linear or statistical profiling of program execution.
- Fill, dump, and graphically plot the contents of memory.
- Perform source level debugging.
- Create custom debugger windows.

<sup>†</sup>CROSSCORE is a registered trademark of Analog Devices, Inc.

 $^{\ddagger}$  VisualDSP++ is a registered trademark of Analog Devices, Inc.

The VisualDSP++ IDDE lets programmers define and manage software development. Its dialog boxes and property pages let programmers configure and manage all of the Blackfin development tools, including the color syntax highlighting in the VisualDSP++ editor. This capability permits programmers to:

- Control how the development tools process inputs and generate outputs
- Maintain a one-to-one correspondence with the tool's command line switches

The VisualDSP++ Kernel (VDK) incorporates scheduling and resource management tailored specifically to address the memory and timing constraints of DSP programming. These capabilities enable engineers to develop code more effectively, eliminating the need to start from the very beginning, when developing new application code. The VDK features include threads, critical and unscheduled regions, semaphores, events, and device flags. The VDK also supports priority-based, preemptive, cooperative, and time-sliced scheduling approaches. In addition, the VDK was designed to be scalable. If the application does not use a specific feature, the support code for that feature is excluded from the target system.

Because the VDK is a library, a developer can decide whether to use it or not. The VDK is integrated into the VisualDSP++ development environment, but can also be used via standard command line tools. When the VDK is used, the development environment assists the developer with many error prone tasks and assists in managing system resources, automating the generation of various VDK-based objects, and visualizing the system state, when debugging an application that uses the VDK.

Use the expert linker to visually manipulate the placement of code and data on the embedded system. View memory utilization in a color coded graphical form, easily move code and data to different areas of the processor or external memory with the drag of the mouse, and examine runtime stack and heap usage. The expert linker is fully compatible with existing linker definition file (LDF), allowing the developer to move between the graphical and textual environments.

Analog Devices emulators use the IEEE 1149.1 JTAG test access port of the ADSP-BF531/ADSP-BF532/ADSP-BF533 processors to monitor and control the target board processor during emulation. The emulator provides full speed emulation, allowing inspection and modification of memory, registers, and processor stacks. Non intrusive in-circuit emulation is assured by the use of the processor's JTAG interface—the emulator does not affect target system loading or timing.

In addition to the software and hardware development tools available from Analog Devices, third parties provide a wide range of tools supporting the Blackfin processor family. Hardware tools include Blackfin processor PC plug-in cards. Third party software tools include DSP libraries, real-time operating systems, and block diagram design tools.

## **EZ-KIT Lite Evaluation Board**

Analog Devices offers a range of EZ-KIT Lite® evaluation platforms to use as a cost effective method to learn more about developing or prototyping applications with Analog Devices

processors, platforms, and software tools. Each EZ-KIT Lite includes an evaluation board along with an evaluation suite of the VisualDSP++ development and debugging environment with the C/C++ compiler, assembler, and linker. Also included are sample application programs, power supply, and a USB cable. All evaluation versions of the software tools are limited for use only with the EZ-KIT Lite product.

The USB controller on the EZ-KIT Lite board connects the board to the USB port of the user's PC, enabling the VisualDSP++ evaluation suite to emulate the on-board processor in-circuit. This permits the customer to download, execute, and debug programs for the EZ-KIT Lite system. It also allows in-circuit programming of the on-board flash device to store user-specific boot code, enabling the board to run as a standalone unit without being connected to the PC.

With a full version of VisualDSP++ installed (sold separately), engineers can develop software for the EZ-KIT Lite or any custom defined system. Connecting one of Analog Devices JTAG emulators to the EZ-KIT Lite board enables high speed, nonintrusive emulation.

For evaluation of ADSP-BF531/ADSP-BF532/ADSP-BF533 processors, use the EZ-KIT Lite board available from Analog Devices. Order part number ADDS-BF533-EZLITE. The board comes with on-chip emulation capabilities and is equipped to enable software development. Multiple daughter cards are available.

## <span id="page-15-0"></span>**DESIGNING AN EMULATOR-COMPATIBLE PROCESSOR BOARD**

The Analog Devices family of emulators are tools that every system developer needs to test and debug hardware and software systems. Analog Devices has supplied an IEEE 1149.1 JTAG test access port (TAP) on each JTAG processor. The emulator uses the TAP to access the internal features of the processor, allowing the developer to load code, set breakpoints, observe variables, observe memory, and examine registers. The processor must be halted to send data and commands, but once an operation has been completed by the emulator, the processor system is set running at full speed with no impact on system timing.

To use these emulators, the target board must include a header that connects the processor's JTAG port to the emulator.

For details on target board design issues including mechanical layout, single processor connections, multiprocessor scan chains, signal buffering, signal termination, and emulator pod logic, see the Analog Devices JTAG Emulation Technical Reference (EE-68) on the Analog Devices website

[\(www.analog.com\)](http://www.analog.com)—use site search on "EE-68." This document is updated regularly to keep pace with improvements to emulator support.

## <span id="page-16-0"></span>**RELATED DOCUMENTS**

The following publications that describe the ADSP-BF531/ ADSP-BF532/ADSP-BF533 processors (and related processors) can be ordered from any Analog Devices sales office or accessed electronically on our website:

- Getting Started With Blackfin Processors
- ADSP-BF533 Blackfin Processor Hardware Reference
- Blackfin Processor Programming Reference
- ADSP-BF531/ADSP-BF532/ADSP-BF533 Blackfin Processor Anomaly List

## <span id="page-17-0"></span>PIN DESCRIPTIONS

The ADSP-BF531/ADSP-BF532/ADSP-BF533 processors pin definitions are listed in [Table 9.](#page-17-1)

All pins are three-stated during and immediately after reset, except the memory interface, asynchronous memory control, and synchronous memory control pins. These pins are all driven high, with the exception of CLKOUT, which toggles at the system clock rate.

If BR is active, then the memory pins are also three-stated. All unused I/O pins have their input buffers disabled with the exception of the pins that need pull-ups or pull-downs as noted in the table footnotes.

In order to maintain maximum functionality and reduce package size and pin count, some pins have dual, multiplexed functionality. In cases where pin functionality is reconfigurable, the default state is shown in plain text, while alternate functionality is shown in italics.



#### <span id="page-17-1"></span>**Table 9. Pin Descriptions**

## **Table 9. Pin Descriptions (Continued)**



## **Table 9. Pin Descriptions (Continued)**



 $^{\rm 1}$  Refer to [Figure 30 on Page 45](#page-44-1) to [Figure 41 on Page 46](#page-45-0).

## <span id="page-20-1"></span>**SPECIFICATIONS**

Component specifications are subject to change without notice.

## <span id="page-20-0"></span>**OPERATING CONDITIONS**



<span id="page-20-3"></span><span id="page-20-2"></span> $^1$  The regulator can generate V $_{\rm DDNT}$  at levels of 0.85 V to 1.2 V with –5% to +10% tolerance, 1.25 V with–4% to +10% tolerance, and 1.3 V with–0% to +10% tolerance. <sup>2</sup> See [Ordering Guide on Page 62](#page-61-0).

 $^3$  When  $\rm V_{\rm{DDEXT}}$  < 2.25 V, on-chip voltage regulation is not supported.

<span id="page-20-4"></span> $^4$  Applies to all input and bidirectional pins except CLKIN.

<span id="page-20-5"></span><sup>5</sup>The ADSP-BF531/ADSP-BF532/ADSP-BF533 processors are 3.3 V tolerant (always accepts up to 3.6 V maximum V<sub>H</sub>), but voltage compliance (on outputs, V<sub>OH</sub>) depends on the input V $_{\tt DDEXT}$  because V $_{\tt OH}$  (maximum) approximately equals V $_{\tt DDEXT}$  (maximum). This 3.3 V tolerance applies to bidirectional pins (DATA15–0, TMR2–0, PF15–0, PPI3–0, PPI3–0, RSCLK1–0, TSCLK1–0, RFS1–0, TFS1–0, MOSI, MISO, SCK) and input only pins (BR, ARDY, PPI\_CLK, DR0PRI, DR0SEC, DR1PRI, DR1SEC, RX, RTXI, TCK, TDI, TMS, TRST, CLKIN, RESET, NMI, and BMODE1–0).

 $^6$  Applies to CLKIN pin only.

<span id="page-20-6"></span><sup>7</sup>Applies to all input and bidirectional pins.

The following three tables describe the voltage/frequency requirements for the processor clocks. Take care in selecting MSEL, SSEL, and CSEL ratios so as not to exceed the maximum core clock ([Table 10](#page-21-0) and [Table 11\)](#page-21-1) and system clock [\(Table 13\)](#page-21-2) specifications. [Table 12](#page-21-3) describes phase-locked loop operating conditions.

## **Parameter Internal Regulator Setting Max** Max Unit  $f_{\text{ccu}}$  CCLK Frequency (V<sub>DDINT</sub>=1.3 V Minimum)<sup>1</sup> | 1.30 V 600 600 MHz  $f_{\text{cclx}}$  CCLK Frequency (V<sub>DDINT</sub> = 1.2 V Minimum)<sup>2</sup> | 1.25 V 533 5 533  $f_{\text{ccx}}$  CCLK Frequency (V<sub>DDINT</sub> = 1.14 V Minimum)<sup>3</sup> 1.20 V 500 500 MHz  $f_{\text{ccu}}$  CCLK Frequency (V<sub>DDINT</sub>=1.045 V Minimum)  $\vert$  1.10 V 444 444 444 MHz  $f_{\text{cclx}}$  CCLK Frequency (V<sub>DDINT</sub>=0.95 V Minimum)  $\begin{vmatrix} 1.00 \text{ V} \end{vmatrix}$  400 400 fCCLK CCLK Frequency (VDDINT=0.85 V Minimum) 0.90 V 333 MHz  $f_{\text{ccx}}$  CCLK Frequency (V<sub>DDINT</sub>=0.8 V Minimum)  $\begin{vmatrix} 0.85 \text{ V} \end{vmatrix}$  250 250

<span id="page-21-0"></span>**Table 10. Core Clock (CCLK) Requirements—500 MHz, 533 MHz, and 600 MHz Models**

<sup>1</sup> Applies to 600 MHz models only. See [Ordering Guide on Page 62](#page-61-0).

<sup>2</sup> Applies to 533 MHz and 600 MHz models only. See [Ordering Guide on Page 62](#page-61-0). 533 MHz models cannot support internal regulator levels above 1.25 V.

<sup>3</sup> Applies to 500 MHz, 533 MHz, and 600 MHz models. See [Ordering Guide on Page 62](#page-61-0). 500 MHz models cannot support internal regulator levels above 1.20 V.

#### <span id="page-21-1"></span>**Table 11. Core Clock (CCLK) Requirements—400 MHz Models<sup>1</sup>**



<sup>1</sup> See [Ordering Guide on Page 62](#page-61-0).

<sup>2</sup> See [Operating Conditions on Page 21.](#page-20-0)

#### <span id="page-21-3"></span>**Table 12. Phase-Locked Loop Operating Conditions**



#### <span id="page-21-2"></span>**Table 13. System Clock (SCLK) Requirements**



 $1 t_{\text{SCLK}}$  (=  $1/f_{\text{SCLK}}$ ) must be greater than or equal to  $t_{\text{CCLK}}$ .

## <span id="page-22-0"></span>**ELECTRICAL CHARACTERISTICS**



<sup>1</sup> Applies to all 400 MHz speed grade models. See [Ordering Guide on Page 62](#page-61-0).

<sup>2</sup> Applies to all 500 MHz, 533 MHz, and 600 MHz speed grade models. See [Ordering Guide on Page 62.](#page-61-0)

<span id="page-22-1"></span> $^{\rm 3}$  Applies to output and bidirectional pins.

<span id="page-22-2"></span><sup>4</sup> Applies to input pins except JTAG inputs.

<span id="page-22-3"></span> $^6$  Absolute value.

<span id="page-22-4"></span> $^7$  Applies to three-statable pins.

<sup>8</sup> Applies to all signal pins.

<span id="page-22-5"></span><sup>9</sup> Guaranteed, but not tested.

<span id="page-22-7"></span><sup>10</sup>See the ADSP-BF533 Blackfin Processor Hardware Reference Manual for definitions of sleep, deep sleep, and hibernate operating modes.

<span id="page-22-6"></span> $^{11}$ See [Table 16](#page-24-0) for the list of  $\rm I_{DDINT}$  power vectors covered by various Activity Scaling Factors (ASF).

<sup>&</sup>lt;sup>5</sup> Applies to JTAG input pins (TCK, TDI, TMS, TRST).

<span id="page-23-4"></span>System designers should refer to Estimating Power for the ADSP-BF531/BF532/BF533 Blackfin Processors (EE-229), which provides detailed information for optimizing designs for lowest power. All topics discussed in this section are described in detail in EE-229. Total power dissipation has two components:

- 1. Static, including leakage current
- 2. Dynamic, due to transistor switching characteristics

Many operating conditions can also affect power dissipation, including temperature, voltage, operating frequency, and processor activity. [Electrical Characteristics on Page 23](#page-22-0) shows the current dissipation for internal circuitry ( $V_{DDINT}$ ). I<sub>DDDEEPSLEEP</sub> specifies static power dissipation as a function of voltage ( $V_{DDINT}$ ) and temperature (see [Table 14](#page-23-0) or [Table 15\)](#page-23-1), and  $I_{DDINT}$  specifies the total power specification for the listed test conditions, including the dynamic component as a function of voltage  $(V_{\text{DDINT}})$  and frequency ([Table 17](#page-24-1)).

The dynamic component is also subject to an Activity Scaling Factor (ASF) which represents application code running on the processor [\(Table 16\)](#page-24-0).

<span id="page-23-0"></span>



 $^{\rm l}$  Values are guaranteed maximum  $\rm I_{\rm DDEESLEEP}$  specifications.

<span id="page-23-2"></span><sup>2</sup> Valid temperature and voltage ranges are model-specific. See [Operating Conditions on Page 21.](#page-20-0)



#### <span id="page-23-1"></span>**Table 15. Static Current–400 MHz Speed Grade Devices (mA)<sup>1</sup>**

 $^{\rm 1}$  Values are guaranteed maximum  $\rm I_{\rm DDEEFSLEEP}$  specifications.

<span id="page-23-3"></span><sup>2</sup> Valid temperature and voltage ranges are model-specific. See [Operating Conditions on Page 21.](#page-20-0)

## <span id="page-24-0"></span>**Table 16. Activity Scaling Factors**



<sup>1</sup> See EE-229 for power vector definitions.

 $^{\rm 2}$  All ASF values determined using a 10:1 CCLK:SCLK ratio.

#### <span id="page-24-1"></span>Table 17. Dynamic Current  $(mA, with  $ASF = 1.0$ )<sup>1</sup>$



<span id="page-24-2"></span><sup>1</sup> The values are not guaranteed as stand-alone maximum specifications, they must be combined with static current per the equations of [Electrical Characteristics on Page 23](#page-22-0). <sup>2</sup> Valid temperature and voltage ranges are model-specific. See [Operating Conditions on Page 21.](#page-20-0)

## <span id="page-25-0"></span>**ABSOLUTE MAXIMUM RATINGS**

Stresses greater than those listed in [Table 18](#page-25-4) may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods can affect device reliability.

#### <span id="page-25-4"></span>**Table 18. Absolute Maximum Ratings**



<sup>1</sup> Applies to 100% transient duty cycle. For other duty cycles see [Table 19](#page-25-3).

 $^2$  Applies only when  $\rm V_{\rm{DDEXT}}$  is within specifications. When  $\rm V_{\rm{DDEXT}}$  is outside specifications, the range is  $V_{\text{DDEXT}} \pm 0.2 \text{ V}$ 

 $3$  For proper SDRAM controller operation, the maximum load capacitance is 50 pF (at 3.3 V) or 30 pF (at 2.5 V) for ADDR19–1, DATA15–0, ABE1–0/SDQM1–0, CLKOUT, SCKE, SA10, SRAS, SCAS, SWE, and SMS.

#### <span id="page-25-3"></span>**Table 19. Maximum Duty Cycle for Input Transient Voltage<sup>1</sup>**



<sup>1</sup> Applies to all signal pins with the exception of CLKIN, XTAL, VROUT1-0. <sup>2</sup> Only one of the listed options can apply to a particular design.

## <span id="page-25-1"></span>**ESD SENSITIVITY**



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## <span id="page-25-2"></span>**PACKAGE INFORMATION**

The information presented in [Figure 10](#page-25-5) and [Table 20](#page-25-6) provides details about the package branding for the Blackfin processors. For a complete listing of product availability, see the [Ordering](#page-61-0)  [Guide on Page 62](#page-61-0).



*Figure 10. Product Information on Package*

#### <span id="page-25-6"></span><span id="page-25-5"></span>**Table 20. Package Brand Information**



## <span id="page-26-0"></span>**TIMING SPECIFICATIONS**

### **Clock and Reset Timing**

[Table 21](#page-26-1) and [Figure 11](#page-26-2) describe clock and reset operations. Per [Absolute Maximum Ratings on Page 26,](#page-25-0) combinations of CLKIN and clock multipliers/divisors must not result in core/

system clocks exceeding the maximum limits allowed for the processor, including system clock restrictions related to supply voltage.

#### <span id="page-26-1"></span>**Table 21. Clock and Reset Timing**



<sup>1</sup> Applies to PLL bypass mode and PLL non bypass mode.

<sup>2</sup> CLKIN frequency must not change on the fly.

<sup>3</sup> Combinations of the CLKIN frequency and the PLL clock multiplier must not exceed the allowed  $f_{VCO}$ ,  $f_{CCLK}$ , and  $f_{SCLK}$  settings discussed in [Table 11 on Page 22](#page-21-1) through [Table 13 on Page 22](#page-21-2). Since the default beh  $^4$  If the DF bit in the PLL\_CTL register is set, then the maximum  ${\rm t_{\scriptscriptstyle CKIN}}$  period is 50 ns.

<sup>5</sup> Applies after power-up sequence is complete. At power-up, the processor's internal phase-locked loop requires no more than 2,000 CLKIN cycles, while RESET is asserted, assuming stable power supplies and CLKIN (not including start-up time of external clock oscillator).

<span id="page-26-2"></span>

*Figure 11. Clock and Reset Timing*

## **Asynchronous Memory Read Cycle Timing**

## **Table 22. Asynchronous Memory Read Cycle Timing**



<sup>1</sup> Output pins include  $\overline{\text{AMS3}-0}$ ,  $\overline{\text{ABE1}-0}$ , ADDR19-1, DATA15-0,  $\overline{\text{AOE}}$ ,  $\overline{\text{ARE}}$ .



*Figure 12. Asynchronous Memory Read Cycle Timing*

#### **Asynchronous Memory Write Cycle Timing**

#### **Table 23. Asynchronous Memory Write Cycle Timing**



<sup>1</sup> Output pins include  $\overline{\text{AMS3}-0}$ ,  $\overline{\text{ABE1}-0}$ , ADDR19-1, DATA15-0,  $\overline{\text{AOE}}$ ,  $\overline{\text{AWE}}$ .



*Figure 13. Asynchronous Memory Write Cycle Timing*

#### <span id="page-29-1"></span>**SDRAM Interface Timing**

#### **Table 24. SDRAM Interface Timing<sup>1</sup>**



<sup>1</sup> SDRAM timing for  $T<sub>j</sub>$  > 105°C is limited to 100 MHz.

<span id="page-29-0"></span><sup>2</sup> Command pins include: SRAS, SCAS, SWE, SDQM, SMS, SA10, SCKE.

 $^3$  Refer to [Table 13 on Page 22](#page-21-2) for maximum  $\rm f_{\rm SCLK}$  at various  $\rm V_{\rm DDINT}$ 



**NOTE: COMMAND = SRAS, SCAS, SWE, SDQM, SMS, SA10, SCKE.**

*Figure 14. SDRAM Interface Timing*

## **External Port Bus Request and Grant Cycle Timing**

[Table 25](#page-30-0) and [Figure 15](#page-30-1) describe external port bus request and bus grant operations.

#### <span id="page-30-0"></span>**Table 25. External Port Bus Request and Grant Cycle Timing**





<span id="page-30-1"></span>*Figure 15. External Port Bus Request and Grant Cycle Timing*

#### **Parallel Peripheral Interface Timing**

[Table 26](#page-31-2) and [Figure 16](#page-31-3) through [Figure 21 on Page 35](#page-34-0) describe parallel peripheral interface operations.

#### <span id="page-31-2"></span>**Table 26. Parallel Peripheral Interface Timing**



 $^1$  PPI\_CLK frequency cannot exceed  $\rm f_{\rm SCK}/2$ 

<span id="page-31-0"></span><sup>2</sup> Applies when PPI\_CONTROL Bit 8 is cleared. See [Figure 17 on Page 33](#page-32-0) and [Figure 20 on Page 34.](#page-33-0)

<span id="page-31-1"></span><sup>3</sup> Applies when PPI\_CONTROL Bit 8 is set. See [Figure 18 on Page 33](#page-32-1) and [Figure 21 on Page 35](#page-34-0).



<span id="page-31-3"></span>*Figure 16. PPI GP Rx Mode with Internal Frame Sync Timing*



#### *Figure 17. PPI GP Rx Mode with External Frame Sync Timing*

<span id="page-32-0"></span>

<span id="page-32-1"></span>*Figure 18. PPI GP Rx Mode with External Frame Sync Timing (Bit 8 of PPI\_CONTROL Set)*



*Figure 19. PPI GP Tx Mode with Internal Frame Sync Timing*



<span id="page-33-0"></span>



<span id="page-34-0"></span>*Figure 21. PPI GP Tx Mode with External Frame Sync Timing (Bit 8 of PPI\_CONTROL Set)*

#### **Serial Ports**

[Table 27](#page-35-0) through [Table 30 on Page 37](#page-36-0) and [Figure 22 on Page 37](#page-36-1) through [Figure 23 on Page 38](#page-37-0) describe Serial Port operations.

### <span id="page-35-0"></span>**Table 27. Serial Ports—External Clock**



<sup>1</sup> Referenced to sample edge.

<sup>2</sup> For receive mode with external RSCLKx and external RFSx only, the maximum specification is 11.11 ns (90 MHz).

 $^3$  Referenced to drive edge.

### **Table 28. Serial Ports—Internal Clock**



 $^{\rm 1}$  Referenced to sample edge.

<sup>2</sup> Referenced to drive edge.

#### **Table 29. Serial Ports—Enable and Three-State**



<span id="page-36-2"></span><sup>1</sup> Referenced to drive edge.

#### <span id="page-36-0"></span>**Table 30. External Late Frame Sync**



 $^{\rm 1}$  In multichannel mode, TFSx enable and TFSx valid follow  ${\rm t_{\rm DTLFSE}}$  and  ${\rm t_{\rm DTLFSE}}$ 

 $^2$  If external RFSx/TFSx setup to RSCLKx/TSCLK x> t $_{\rm SCLE}$ t/2, then  $\rm{t_{\rm DTETEP}}$  and  $\rm{t_{\rm DTENE}}$  apply; otherwise  $\rm{t_{\rm DDELES}}$  and  $\rm{t_{\rm DTENLE}}$  apply.



**NOTE: EITHER THE RISING EDGE OR FALLING EDGE OF RSCLKx OR TSCLKx CAN BE USED AS THE ACTIVE SAMPLING EDGE.**



<span id="page-36-1"></span>**NOTE: EITHER THE RISING EDGE OR FALLING EDGE OF RSCLKx OR TSCLKx CAN BE USED AS THE ACTIVE SAMPLING EDGE.**

*Figure 22. Serial Ports*

#### **EXTERNAL RFSx IN MULTICHANNEL MODE WITH MFD = 0**



#### **LATE EXTERNAL TFSx**

<span id="page-37-0"></span>

*Figure 23. External Late Frame Sync*

#### **Serial Peripheral Interface (SPI) Port—Master Timing**

<span id="page-38-0"></span>**Table 31. Serial Peripheral Interface (SPI) Port—Master Timing**





*Figure 24. Serial Peripheral Interface (SPI) Port—Master Timing*

## **Serial Peripheral Interface (SPI) Port—Slave Timing**

<span id="page-39-0"></span>**Table 32. Serial Peripheral Interface (SPI) Port—Slave Timing**





*Figure 25. Serial Peripheral Interface (SPI) Port—Slave Timing*

## **Universal Asynchronous Receiver-Transmitter (UART) Port—Receive and Transmit Timing**

[Figure 26](#page-40-0) describes UART port receive and transmit operations. The maximum baud rate is SCLK/16. As shown in [Figure 26](#page-40-0), there is some latency between the generation internal UART interrupts and the external data operations. These latencies are negligible at the data transmission rates for the UART.



<span id="page-40-0"></span>*Figure 26. UART Port—Receive and Transmit Timing*

## **General-Purpose I/O Port F Pin Cycle Timing**

## **Table 33. General-Purpose I/O Port F Pin Cycle Timing**



*Figure 27. GPIO Cycle Timing*

#### **Timer Cycle Timing**

[Table 34](#page-42-1) and [Figure 28](#page-42-2) describe timer expired operations. The input signal is asynchronous in width capture mode and external clock mode and has an absolute maximum input frequency of  $f_{\text{SCLK}}/2$  MHz.

## <span id="page-42-1"></span>**Table 34. Timer Cycle Timing**



<span id="page-42-0"></span><sup>1</sup> The minimum pulse widths apply for TMRx input pins in width capture and external clock modes. They also apply to the PF1 or PPI\_CLK input pins in PWM output mode. <sup>2</sup> The minimum time for t<sub>HTO</sub> is one cycle, and the maximum time for t<sub>HTO</sub> equals ( $2^{32}$ –1) cycles.

<span id="page-42-2"></span>

*Figure 28. Timer PWM\_OUT Cycle Timing*

#### **JTAG Test and Emulation Port Timing**

## **Table 35. JTAG Port Timing**



1 System Inputs = DATA15–0, ARDY, TMR2–0, PF15–0, PPI\_CLK, RSCLK0–1, RFS0–1, DR0PRI, DR0SEC, TSCLK0–1, TFS0–1, DR1PRI, DR1SEC, MOSI, MISO, SCK, RX, RESET, NMI, BMODE1–0, BR, PPI3–0.

2 50 MHz maximum

3 System Outputs = DATA15–0, ADDR19–1, ABE1–0, AOE, ARE, AWE, AMS3–0, SRAS, SCAS, SWE, SCKE, CLKOUT, SA10, SMS, TMR2–0, PF15–0, RSCLK0–1, RFS0–1, TSCLK0–1, TFS0–1, DT0PRI, DT0SEC, DT1PRI, DT1SEC, MOSI, MISO, SCK, TX, BG, BGH, PPI3–0.



*Figure 29. JTAG Port Timing*

## <span id="page-44-0"></span>**OUTPUT DRIVE CURRENTS**

[Figure 30](#page-44-1) through [Figure 41](#page-45-0) show typical current-voltage characteristics for the output drivers of the processors. The curves represent the current drive capability of the output drivers as a function of output voltage.

<span id="page-44-1"></span>

*Figure 32. Drive Current A (V<sub>DDEXT</sub>* = 3.3 V)









*Figure 35. Drive Current B (V<sub>DDEXT</sub>* = 3.3 V)







*Figure 37. Drive Current C (V<sub>DDEXT</sub>* = 1.8 V)



*Figure 38. Drive Current C (V<sub>DDEXT</sub>* = 3.3 V)











<span id="page-45-0"></span>*Figure 41. Drive Current D (V<sub>DDEXT</sub>* = 3.3 V)

## <span id="page-46-0"></span>**TEST CONDITIONS**

All timing parameters appearing in this data sheet were measured under the conditions described in this section. [Figure 42](#page-46-1) shows the measurement point for ac measurements (except output enable/disable). The measurement point  $V_{MEAS}$  is 0.95 V for  $V_{\text{DDEXT}}$  (nominal) = 1.8 V or 1.5 V for  $V_{\text{DDEXT}}$  (nominal) = 2.5 V/ 3.3 V.



*Figure 42. Voltage Reference Levels for AC Measurements (Except Output Enable/Disable)*

#### <span id="page-46-1"></span>**Output Enable Time Measurement**

Output pins are considered to be enabled when they have made a transition from a high impedance state to the point when they start driving.

The output enable time  $t_{ENA}$  is the interval from the point when a reference signal reaches a high or low voltage level to the point when the output starts driving as shown on the right side of [Figure 43.](#page-46-2)

The time  $t_{ENA-MEASURED}$  is the interval, from when the reference signal switches, to when the output voltage reaches  $V_{TRIP}(high)$  or  $V<sub>TRIP</sub>$  (low).

For  $V_{\text{DDEXT}}$  (nominal) = 1.8 V—V<sub>TRIP</sub> (high) is 1.3 V and V<sub>TRIP</sub> (low) is 0.7 V.

For  $V_{\text{DDEXT}}$  (nominal) = 2.5 V/3.3 V—V<sub>TRIP</sub> (high) is 2.0 V and  $V<sub>TRIP</sub>$  (low) is 1.0 V.

Time  $t_{TRP}$  is the interval from when the output starts driving to when the output reaches the  $V_{TRIP}$  (high) or  $V_{TRIP}$  (low) trip voltage.

Time  $t_{ENA}$  is calculated as shown in the equation:

 $t_{ENA}$  =  $t_{ENA_MEASURED} - t_{TRIP}$ 

If multiple pins (such as the data bus) are enabled, the measurement value is that of the first pin to start driving.

#### **Output Disable Time Measurement**

Output pins are considered to be disabled when they stop driving, go into a high impedance state, and start to decay from their output high or low voltage. The output disable time  $t_{\text{DIS}}$  is the difference between  $t_{DIS-MEASURED}$  and  $t_{DECAT}$  as shown on the left side of [Figure 42.](#page-46-1)

$$
t_{DIS} = t_{DIS\_MEASURED} - t_{DECAY}
$$

The time for the voltage on the bus to decay by  $\Delta V$  is dependent on the capacitive load  $C_L$  and the load current  $I_L$ . This decay time can be approximated by the equation:

$$
t_{DECAY} = (C_L \Delta V) / I_L
$$

The time  $t_{DECAY}$  is calculated with test loads  $C_L$  and  $I_L$ , and with  $\Delta V$  equal to 0.1 V for V<sub>DDEXT</sub> (nominal) = 1.8 V or 0.5 V for  $V_{\text{DDEXT}}$  (nominal) = 2.5 V/3.3 V.

The time  $t_{DIS\_MEASURED}$  is the interval from when the reference signal switches, to when the output voltage decays ∆V from the measured output high or output low voltage.



*Figure 43. Output Enable/Disable*

#### <span id="page-46-2"></span>**Example System Hold Time Calculation**

To determine the data output hold time in a particular system, first calculate  $t_{DECAY}$  using the equation given above. Choose  $\Delta V$ to be the difference between the processor's output voltage and the input threshold for the device requiring the hold time.  $C_{\text{L}}$  is the total bus capacitance (per data line), and  ${\rm I}_{\rm L}$  is the total leakage or three-state current (per data line). The hold time is  $t_{DECAY}$ plus the various output disable times as specified in the [Timing](#page-26-0)  [Specifications on Page 27](#page-26-0) (for example t<sub>DSDAT</sub> for an SDRAM write cycle as shown in [SDRAM Interface Timing on Page 30](#page-29-1)).

## **Capacitive Loading**

Output delays and holds are based on standard capacitive loads: 30 pF on all pins (see [Figure 44\)](#page-46-3).  $V_{\text{LOAD}}$  is 0.95 V for  $V_{\text{DDEXT}}$ (nominal) = 1.8 V or 1.5 V for  $V_{\text{DDEXT}}$  (nominal) = 2.5 V/3.3 V. [Figure 45](#page-47-0) through [Figure 56 on Page 49](#page-48-0) show how output rise time varies with capacitance. The delay and hold specifications given should be derated by a factor derived from these figures. The graphs in these figures may not be linear outside the ranges shown.



<span id="page-46-3"></span>*Figure 44. Equivalent Device Loading for AC Measurements (Includes All Fixtures)*



<span id="page-47-0"></span>*Figure 45. Typical Rise and Fall Times (10% to 90%) vs. Load Capacitance for Driver A at*  $V_{DDEXT}$  = 1.75 *V* 



*Figure 46. Typical Rise and Fall Times (10% to 90%) vs. Load Capacitance for Driver A at*  $V_{DDEXT}$  = 2.25 V



*Figure 47. Typical Rise and Fall Times (10% to 90%) vs. Load Capacitance for Driver A at*  $V_{DDEXT}$  = 3.65 *V* 



*Figure 48. Typical Rise and Fall Times (10% to 90%) vs. Load Capacitance for Driver B at*  $V_{DDEXT}$  = 1.75 *V* 



*Figure 49. Typical Rise and Fall Times (10% to 90%) vs. Load Capacitance for Driver B at*  $V_{DDEXT}$  = 2.25 *V* 



*Figure 50. Typical Rise and Fall Times (10% to 90%) vs. Load Capacitance for Driver B at*  $V_{DDEXT}$  = 3.65 *V* 



*Figure 51. Typical Rise and Fall Times (10% to 90%) vs. Load Capacitance for Driver C at*  $V_{DDEXT}$  = 1.75 *V* 



*Figure 52. Typical Rise and Fall Times (10% to 90%) vs. Load Capacitance for Driver C at*  $V_{DDEXT}$  = 2.25 *V* 



*Figure 53. Typical Rise and Fall Times (10% to 90%) vs. Load Capacitance for Driver C at*  $V_{DDEXT}$  = 3.65 *V* 



*Figure 54. Typical Rise and Fall Times (10% to 90%) vs. Load Capacitance for Driver D at*  $V_{DDEXT}$  = 1.75 *V* 



*Figure 55. Typical Rise and Fall Times (10% to 90%) vs. Load Capacitance for Driver D at*  $V_{DDEXT}$  = 2.25 *V* 



<span id="page-48-0"></span>*Figure 56. Typical Rise and Fall Times (10% to 90%) vs. Load Capacitance for Driver D at*  $V_{DDEXT}$  = 3.65 *V* 

## <span id="page-49-0"></span>**THERMAL CHARACTERISTICS**

To determine the junction temperature on the application printed circuit board, use:

$$
T_J = T_{CASE} + (\Psi_{JT} \times P_D)
$$

where:

 $T_J$  = Junction temperature (°C).

 $T_{\text{CASE}}$  = Case temperature (°C) measured by customer at top center of package.

 $\Psi_{IT}$  = From [Table 36](#page-49-1) through [Table 38](#page-49-2).

 $P_D$  = Power dissipation (see the power dissipation discussion and the tables on [on Page 24](#page-23-4) for the method to calculate  $P_D$ ).

Values of  $\theta_{IA}$  are provided for package comparison and printed circuit board design considerations.  $\theta_{IA}$  can be used for a first order approximation of  $T_J$  by the equation:

$$
T_J = T_A + (\theta_{JA} \times P_D)
$$

where:

 $T_A$  = ambient temperature (°C).

In [Table 36](#page-49-1) through [Table 38,](#page-49-2) airflow measurements comply with JEDEC standards JESD51–2 and JESD51–6, and the junction-to-board measurement complies with JESD51–8. The junction-to-case measurement complies with MIL-STD-883 (Method 1012.1). All measurements use a 2S2P JEDEC test board.

Thermal resistance  $\theta_{JA}$  in [Table 36](#page-49-1) through [Table 38](#page-49-2) is the figure of merit relating to performance of the package and board in a convective environment.  $\theta_{JMA}$  represents the thermal resistance under two conditions of airflow.  $\Psi_{JT}$  represents the correlation between  $T_J$  and  $T_{\text{CASE}}$ .

<span id="page-49-1"></span>

<b>Parameter</b>	<b>Condition</b>	<b>Typical</b>	Unit
$\theta_{JA}$	0 Linear m/s Airflow	27.1	°C/W
$\Theta_{JMA}$	1 Linear m/s Airflow	23.85	°C/W
$\Theta_{JMA}$	2 Linear m/s Airflow	22.7	°C/W
$\theta_{\rm K}$	Not Applicable	7.26	°C/W
$\Psi_{\pi}$	0 Linear m/s Airflow	0.14	°C/W
$\Psi_{\pi}$	1 Linear m/s Airflow	0.26	°C/W
$\Psi_{\text{r}}$	2 Linear m/s Airflow	0.35	°C/W

**Table 37. Thermal Characteristics for ST-176-1 Package**

<b>Parameter</b>	<b>Condition</b>	<b>Typical</b>	Unit
$\theta_{JA}$	0 Linear m/s Airflow	34.9	°C/W
$\Theta_{\text{ima}}$	1 Linear m/s Airflow	33.0	°C/W
$\Theta_{\text{ima}}$	2 Linear m/s Airflow	32.0	°C/W
$\Psi_\pi$	0 Linear m/s Airflow	0.50	°C/W
$\Psi_\pi$	1 Linear m/s Airflow	0.75	°C/W
$\Psi_\pi$	2 Linear m/s Airflow	1.00	°C/W

<span id="page-49-2"></span>**Table 38. Thermal Characteristics for B-169 Package**



## <span id="page-50-0"></span>160-BALL CSP\_BGA BALL ASSIGNMENT

[Table 39](#page-50-1) lists the CSP\_BGA ball assignment by signal. [Table 40](#page-51-0)  [on Page 52](#page-51-0) lists the CSP\_BGA ball assignment by ball number.

<span id="page-50-1"></span>



<span id="page-51-0"></span>**Table 40. 160-Ball CSP\_BGA Ball Assignment (Numerically by Ball Number)**



[Figure 57](#page-52-0) lists the top view of the CSP\_BGA ball configuration. [Figure 58](#page-52-1) lists the bottom view of the CSP\_BGA ball configuration.



**VDDEXT**  $\bigcirc$ **I/O VROUT**

<span id="page-52-0"></span>*Figure 57. 160-Ball CSP\_BGA Ground Configuration (Top View)*



<span id="page-52-1"></span>*Figure 58. 160-Ball CSP\_BGA Ground Configuration (Bottom View)*

## <span id="page-53-0"></span>169-BALL PBGA BALL ASSIGNMENT

[Table 41](#page-53-1) lists the PBGA ball assignment by signal. [Table 42 on](#page-54-0)  [Page 55](#page-54-0) lists the PBGA ball assignment by ball number.



<span id="page-53-1"></span>**Table 41. 169-Ball PBGA Ball Assignment (Alphabetically by Signal)**



<span id="page-54-0"></span>**Table 42. 169-Ball PBGA Ball Assignment (Numerically by Ball Number)**

**A1 BALL PAD CORNER**



*Figure 59. 169-Ball PBGA Ground Configuration (Top View)*



*Figure 60. 169-Ball PBGA Ground Configuration (Bottom View)*

# <span id="page-56-0"></span>176-LEAD LQFP PINOUT

[Table 43](#page-56-1) lists the LQFP pinout by signal. [Table 44 on Page 58](#page-57-0) lists the LQFP pinout by lead number.



<span id="page-56-1"></span>



<span id="page-57-0"></span>**Table 44. 176-Lead LQFP Pin Assignment (Numerically by Lead Number)**

## <span id="page-58-0"></span>OUTLINE DIMENSIONS

Dimensions in the outline dimension figures are shown in millimeters.



**COMPLIANT TO JEDEC STANDARDS MS-026-BGA**

*Figure 61. 176-Lead Low Profile Quad Flat Package [LQFP] (ST-176-1) Dimensions shown in millimeters*



**\*COMPLIANT TO JEDEC STANDARDS MO-205-AE WITH THE EXCEPTION TO BALL DIAMETER.**

*Figure 62. 160-Ball Chip Scale Package Ball Grid Array [CSP\_BGA] (BC-160-2)*

*Dimensions shown in millimeters*



*Figure 63. 169-Ball Plastic Ball Grid Array [PBGA] (B-169) Dimensions shown in millimeters*

## <span id="page-60-0"></span>**SURFACE-MOUNT DESIGN**

[Table 45](#page-60-3) is provided as an aid to PCB design. For industrystandard design recommendations, refer to IPC-7351, Generic Requirements for Surface-Mount Design and Land Pattern Standard.

#### <span id="page-60-3"></span>**Table 45. BGA Data for Use with Surface-Mount Design**



## <span id="page-60-1"></span>**AUTOMOTIVE PRODUCTS**

Some ADSP-BF531/ADSP-BF532/ADSP-BF533 models are available for automotive applications with controlled manufacturing. Note that these special models may have specifications that differ from the general release models.

The automotive grade products shown in [Table 46](#page-60-2) are available for use in automotive applications. Contact your local ADI account representative or authorized ADI product distributor for specific product ordering information. Note that all automotive products are RoHS compliant.

#### <span id="page-60-2"></span>**Table 46. Automotive Products**



1 xx denotes silicon revision.

 $\,{}^{2}$  Referenced temperature is ambient temperature.

## <span id="page-61-0"></span>**ORDERING GUIDE**



 $^{\rm 1}$  Referenced temperature is ambient temperature.

<span id="page-61-1"></span> $2 Z =$  RoHS Compliant part.

 $3$  RL = Tape and Reel.



www.analog.com

**©2008 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D03728-0-11/08(F)**