

## **AS7024 Biosensors**

### **General Description**

The AS7024 device provides a flexible analog front end for light sensing applications. The photodiode input circuit can be configured in different ways to guarantee best tradeoff between speed and sensitivity for a large number of different sensing applications.

AS7024 is targeted for wearables (fitness band, smart watch).

[Ordering Information](#page-97-0) and [Content Guide](#page-102-0) appear at end of datasheet.

### **Key Benefits and Features**

The benefits and features of AS7024, Biosensors are listed below:

**Figure 1: Added Value of Using AS7024** 





### **Applications**

The device is suitable for optical sensor platform.

<span id="page-1-0"></span>





### **Pin Assignments**

**Optical Module Pinout:** 

**Figure 3: AS7024 Optical Module Pinout (Top View)** 



#### **Figure 4: Pin Description**



# **amin**





### **Absolute Maximum Ratings**

Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated in [Electrical Characteristics](#page-6-0) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **Figure 5:**

## **Absolute Maximum Ratings** [\(1\)](#page-5-0)





#### **Note(s):**

<span id="page-5-0"></span>1. All optical customer designs shall be reviewed by **ams** before production.



## <span id="page-6-0"></span>**Electrical Characteristics**

All limits are guaranteed. The parameters with min and max values are guaranteed with production tests or SQC (Statistical Quality Control) methods.

VDD=2.7 to 5.5V, typ. values are at  $T_{AMB}$ =25°C (unless otherwise specified).

**Figure 6: Operating Conditions** 











# **OMIT**



#### **Note(s):**

- <span id="page-11-0"></span>1. GPIO0-3 configured to draw minimum current (software dependent).
- <span id="page-11-1"></span>2. The design of AS7024 is done in a way that it does not affect other I<sup>2</sup>C communication on SCL/SDA even if AS7024 is in power down.
- <span id="page-11-2"></span>3. Specified only typical value for DNL to reduce production test time.
- <span id="page-11-3"></span>4. After this period, the first clock pulse is generated.

<span id="page-11-4"></span>5. A device must internally provide a hold time of at least 300ns for the SDA signal (referred to the VIHMIN of the SCL signal) to bridge the undefined region of the falling edge of SCL.

<span id="page-11-5"></span>6. A fast-mode device can be used in a standard-mode system, but the requirement  $t_{SU:DAT}$  = to 250ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line tR max + t<sub>SU:DAT</sub> = 1000 + 250 = 1250ns before the SCL line is released.

# **dmin**

#### **Figure 7: I²C Mode Timing Diagram**



**I²C Mode Timing Diagram:** This figure shows the different timings required for I²C communication.



## **Detailed Description**

### **Optical Analog Front End**

**Figure 8: Optical Analog Front End** 



### **LEDs**

Two green LEDs are used with anode on pin VD1 and VD2. A IR LED is connected with anode to pin VD4. VD3 allows direct access to the current sink 3.



### **LED-Driver**

The LED-driver outputs can be controlled manually or by the built in sequencer. See [Optical Front End Operating Modes](#page-33-0)



#### <span id="page-14-0"></span>**Figure 9: LED Drivers**



#### **LED Configuration Registers**

#### **Figure 10: LED\_CFG Register**



The LED\_CURR defines the LED output current. Warning: it is recommended to configure the current only when the output is not active, as there is no latch implemented to keep the 10 bits consistent. New values are applied directly and immediately.

**Figure 11: LED1\_CURRL Register** 



# **amin**

#### **Figure 12: LED1\_CURRH Register**



**Figure 13: LED2\_CURRL Register**



**Figure 14: LED2\_CURRH Register**



**Figure 15: LED3\_CURRL Register** 





#### **Figure 16: LED3\_CURRH Register**



**Figure 17: LED4\_CURRL Register**



**Figure 18:**

**LED4\_CURRH Register**



# **amin**

#### **Figure 19: LED12\_MODE Register**





#### **Note(s):**

<span id="page-19-0"></span>1. Function enabled only in manual mode

#### **Figure 20: LED34\_MODE Register**







#### **Note(s):**

<span id="page-21-0"></span>1. Function enabled only in manual mode

The MAN\_SEQ\_CFG register is used to configure the operation of the optical front end.

**Figure 21: MAN\_SEQ\_CFG Register** 



# **amin**



#### **Figure 22: LEDSTATUS Register**



An asserted bit can be cleared by writing a '1' to the irq\_led\_ supply\_low bit.



### **Photodiode Selection**

In order to have flexible arrangement of the use photodiodes, PD1-PD4 can be individually connected to the photodiode amplifier input. The optional offset current allows cancellation of constant light sources like sunlight. In case of an external photodiode or any other sensor with (low) current output, the pins GPIO0 and GPIO1 can be used as input.

Additionally the sequencer can control the diodes – see diode\_ ctrl described in register MAN\_SEQ\_CFG.







#### **Photodiode Registers**

The PD\_CFG register is used to configure the input to the photo amplifier.







#### **Figure 25: PDOFFX\_LEDOFF Register**



**Figure 26: PDOFFX\_LEDON Register** 



### **Photodiode Characteristics**

<span id="page-26-0"></span>



For operation and characteristics of photodiode 'A' and photodiode 'B' see [Light-to-Frequency Mode](#page-53-0).

#### **Figure 28:**

**Photodiode Sensitivity (solid green and black) and LED Emission Spectrum (dotted green and dotted black)** 



#### **Note(s):**

1. All 4 photodiodes used pd1/2/3/4=1;perpendicular; perpendicular light source and no diffuser used on AS7024; due to the difference in photodiode size the absolute response for Photodiode B (0.01mm<sup>2</sup>) is much lower compared to PD1-PD4 (0.8mm<sup>2</sup>).



### **Photodiode Trans-Impedance Amplifier (TIA)**

The photodiode amplifier can be configured in three different modes:

- **•** Photocurrent to frequency converter see [Light-to-Frequency Mode Registers](#page-54-0)
- **•** Photocurrent to voltage converter
- **•** Photocurrent integrator

#### **Figure 29: Trans-Impedance-Amplifier (TIA)**



The integration time  $t_{INT}$  is defined either by the sequencer (man\_mode=0) of manually through the bit sw\_itg if man\_mode=1.



### Use following settings for the programming of the TIA:

#### **Figure 30: TIA Programming Settings**



#### **Note(s):**

1. pd1234: number of active photodiodes (for example, pd1=1, pd2=0, pd3=1, pd4=0 -> pd1234=2).

### **Photodiode TIA Registers**

#### **Figure 31: PD\_AMPRCCFG Register**



The PD\_AMPCFG register is used to configure the operating mode of the photoamplifier.

**Figure 32: PD\_AMPCFG Register** 





#### **Figure 33: PD\_THRESHCFG Register**





#### **Voltage Mode of the Photodiode Amplifier**

The output voltage of the photodiode amplifier is depending on the feedback component:

**(EQ1)** Feedback resistor: 
$$
U_{out} = I_{photo} \cdot R_{fb}
$$

feedback.

(EQ2) **Feedback capacitor:** 
$$
U_{out} = I_{photo} \cdot \frac{t_{INT}}{C_{fb}}
$$

**Note(s):** The integration time t<sub>INT</sub> is defined either by the sequencer (man\_mode=0) of manually through the bit sw\_itg if man\_mode=1. For the synchronous demodulator only use the resistive

<span id="page-32-0"></span>**Figure 34: Difference Between Resistive and Capacitive Feedback** 



With reference to [Figure 34,](#page-32-0)

- **Green:** Capacitive Integration
- **Green Dotted:** Effective Value from Capacitive Mode
- **Blue:** Resistive Feedback
- **Red:** Light Intensity

<span id="page-33-0"></span>

### **Optical Front End Operating Modes**

Once the photodiode amplifier is configured the measurement can be done in two different ways. Either the LED-outputs, the photodiode amplifier and the ADC are controlled manually by means of register bits, or they are controlled by a built in sequencer.

#### **Manual Operation of the Optical Frontend:**

The optical front end can be manually controlled via the register man\_mode=1

**Figure 35: Manual Operation of the Optical Frontend and LED** [\(1\)](#page-33-1)



**Note(s):**

<span id="page-33-1"></span>1. Applies only If man\_mode=1

For manual operation of the LEDs and its current sinks see [LED-Driver](#page-14-0).



### **Sequencer**

In order to synchronize the LED-currents, the integration time and the ADC-sampling time, a built in sampling Sequencers can be used. The sequencer generates the 8 bit-timings based on a 1μs clock which can be pre-scaled with seq\_div. The results of the analog to digital conversion are automatically stored in a pipeline buffer or in register adc\_data and the ADC FIFO.

The timings can be programmed with following registers (apply for man\_mode=0):

**Figure 36: Sequencer Control Registers Overview** 

<b>Register</b>	<b>Description</b>
seq_div	Divider of the 1µs input clock for all sequencer timings
seq_count	Number of measurements in one sequence
seq_start	Writing 1 starts the sequencer, 0 stops the sequencer
seq_period	Time of one measurement cycle
seq_led_start	Start time of the LED drivers within one cycle
seq_led_stop	Stop time of the LED drivers within one cycle
seq_secled_start	Start time of the secondary LED drivers within one cycle (used for SpO2)
seq_secled_stop	Stop time of the secondary LED drivers within one cycle (used for SpO2)
seq_itg_start	Start time of the integrator
seq_itg_stop	Stop time of the integrator
seq_sdp1_start	Start time of the synchronous demodulator's 1 positive multiplication
seq_sdp1_stop	Stop time of the synchronous demodulator's 1 positive multiplication
seq_sdm1_start	Start time of the synchronous demodulator's 1 negative multiplication
seq_sdm1_stop	Stop time of the synchronous demodulator's 1 negative multiplication
seq_sdp2_start	Start time of the synchronous demodulator's 2 positive multiplication
seq_sdp2_stop	Stop time of the synchronous demodulator's 2 positive multiplication
seq_sdm2_start	Start time of the synchronous demodulator's 2 negative multiplication
seq_sdm2_stop	Stop time of the synchronous demodulator's 2 negative multiplication
seq_adc	Sampling position of the ADC



#### **Note(s):**

1. The lowest data value of all registers except seq\_count and seq\_div is 1.

<span id="page-35-0"></span>2. This bit is located in register ADC\_CFGB bit 1.
#### **Figure 37: Block Diagram of Sequencer**







## **Sequencer Registers**

**Figure 38: SEQ\_CNT Register** 



The SEQ\_DIV register sets the input divider for the main clock.

**Figure 39: SEQ\_DIV Register** 



**Figure 40: SEQ\_START Register** 





With the SEQ\_START register sets the configured sequencer can be started

**Figure 41: SEQ\_PER Register** 



The SEQ\_PER register sets one measurement cycle of the sequencer.

**Figure 42: SEQ\_LED\_STA Register** 



The SEQ\_LED register sets the LED drive timing. Data is stored as 16-bit value.

**Figure 43: SEQ\_LED\_STO Register** 



**Figure 44: SEQ\_SECLED\_STA Register** 





The SEQ\_LED register sets the secondary LED drive timing which is used in ledX\_mode 6 only. Data is stored as 16-bit value.

#### **Figure 45: SEQ\_SECLED\_STO Register**



**Figure 46: SEQ\_ITG\_STA Register** 



The SEQ\_ITG register sets the photoamplifier integration time. Data is stored as 16-bit value.

**Figure 47: SEQ\_ITG\_STO Register** 



**Figure 48: SEQ\_SDP1\_STA Register** 





The SEQ\_SDP register sets the synchronous demodulator positive multiplication time. Data is stored as 16-bit value.

#### **Figure 49: SEQ\_SDP1\_STO Register**



**Figure 50: SEQ\_SDP2\_STA Register** 



The SEQ\_SDP register sets the synchronous demodulator positive multiplication time. Data is stored as 16-bit value

**Figure 51: SEQ\_SDP2\_STO Register** 



**Figure 52: SEQ\_SDM1\_STA Register** 



The SEQ\_SDM1 register sets the synchronous demodulator negative multiplication time 1. Data is stored as 16-bit value



#### **Figure 53: SEQ\_SDM1\_STO Register**



**Figure 54: SEQ\_SDM2\_STA Register** 



The SEQ\_SDM2 register sets the synchronous demodulator negative multiplication time 2. Data is stored as 16-bit value

**Figure 55: SEQ\_SDM2\_STO Register** 



**Figure 56: SEQ\_ADC Register** 



The SEQ\_ADC register defines the time when the ADC starts sampling during each measurement cycle.

#### **Figure 57: SEQ\_ADC2TIA Register**



**Figure 58: SEQ\_ADC3TIA Register** 



**Figure 59: SD\_SUBS Register** 



**amin** 



#### **Figure 60: SEQ\_CFG Register**



**Figure 61: SEQ\_ERR Register** 



**Figure 62: CYC\_COUNTER Register** 





The SEQ\_COUNTER register shows the current value of the sequence counter and period counter

#### **Figure 63: SEQ\_COUNTER Register**



**Figure 64: SUBS\_COUNTER Register** 





## **Optical Signal Conditioning**

#### **Figure 65: Optical Signal Conditioning**



#### **Synchronous Demodulator**

Two optional synchronous demodulators can be used to detect small optical signals in the presence of large unwanted noise (ambient light). Since the detector synchronizes to the LED frequency, the demodulator can only be used of the measurement sequencer is running.

It includes input filer (high pass at 200Hz, adjustable low pass) and an 2nd order adjustable output low pass. The demodulator itself multiplies the signal by +1 / 0 / -1 with a timing which is controlled by the sequencer.

**Note(s):** The optical signal conditioning stage need sigref\_ en=1 for operation.

#### **High Pass Filter**

Two optional high pass filter can be used to remove unwanted DC-components from the signal and allows further amplification. In order to guarantee fast settling times of the filter, four cutoff frequencies can be chosen.

#### **Gain Stage**

Two optional gain stage can be used to amplify the signal after the DC-component has been removed.

## **Optical Signal Conditioning Registers**

#### **Figure 66: OFE\_CFGA Register**





#### **Figure 67: OFE\_CFGB Register**



# **amin**

#### **Figure 68: OFE\_CFGC Register**



**Figure 69: OFE\_CFGD Register** 



#### **Figure 70: OFE1\_CFGA Register**



#### **Figure 71: OFE1\_CFGB Register**





#### **Figure 72: OFE2\_CFGA Register**



#### **Figure 73: OFE2\_CFGB Register**



**amin** 



## **Light-to-Frequency Mode**

The LTF (light-to-frequency, or FM, frequency mode) mode.





#### **Note(s):**

1. Do not use diodes which are connected to the TIA (register pd\_a, pd\_b, pd1...4) at the same time when Itf\_en is enabled on the same diode.

## **Light-to-Frequency Mode Registers**

#### **Figure 75: LTFDATA0\_L Register**



**Figure 76: LTFDATA0\_H Register** 



**Figure 77: LTFDATA1\_L Register** 



**Figure 78: LTFDATA1\_H Register** 





**Figure 79: ITIME Register** 



#### **Figure 80: LTF\_CONFIG Register**



**amin** 



#### **Figure 81: LTF\_SEL Register**



#### **Figure 82: LTF\_GAIN Register**



**Figure 83: LTF\_CONTROL Register** 







#### **Figure 84: AZ\_CONTROL Register**



**Figure 85:**

**OFFSET0 Register** 



**Figure 86: OFFSET1 Register** 





## **Electrical Analog Front End**

The electrical analog front end consists of three identical signal paths with independent settings of bias condition, gain and offset.

**Figure 87: Electrical Analog Front End Internal Circuit** 





## **DAC Switching**

**Figure 88:**

**Electrical Analog Front End DAC Level Switching** 



If register dac\_mode is not zero, the DAC switches its codes between dac1\_value and dac2\_value on the beginning of every/every 2nd/every 4th sequencer cycle where the ADC is converting the electrical frontend channel. ADC conversions of any other channel do not switch the DAC.

#### **Input Pins**

Four general purpose pins and ECG\_REF can be used either as configurable GPIO pin or as analog input pins for the electrical analog front end. The analog inputs can be configured to setup different amplifier topologies.

## **EAF (Electrical Analog Frontend) Registers**



**Figure 89: AFE\_CFG Register** 



The AFE\_CFG register is used to configure the analog frontend.

**Figure 90: EAF\_GST Register** 





## The EAF register is used to configure the electrical frontend

**Figure 91: EAF\_BIAS Register** 



**Figure 92: EAF\_DAC Register** 





#### **Figure 93: EAF\_DAC1\_L Register**



The EAF\_DAC1/2\_L/H registers is used to configure the dac value. See register dac\_mode for selection of dac register 1 or 2.

**Figure 94: EAF\_DAC1\_H Register** 



**Figure 95: EAF\_DAC2\_L Register** 



**Figure 96: EAF\_DAC2\_H Register** 





#### **Figure 97: EAF\_DAC\_CFG Register**





## **Possible Configurations of Every Amplifier Stage**

**Figure 98:**

**Non Inverting Amplifier with Offset and Input Voltage Divider (Temperature Sensor)** 



**Figure 99:**

**Non Inverting Amplifier with Current Source and Offset (Temperature Sensor)** 



## amin

#### **Figure 100:**

**Non Inverting Amplifier with Current Source and Reference Path (Temperature Sensor)** 



#### **Figure 101: Non Inverting Amplifier High Impedance, GND Referenced**





#### **Figure 102: Non Inverting Amplifier with DC-Blocking, Referenced to V\_ADCRef/2**



#### **Figure 103:**

**Non Inverting Amplifier with DC-Blocking and Fast Settling Time, Referenced to ADCRef /2** 





## **ECG Amplifier**

#### **Figure 104: ECG Amplifier Internal Circuit**



The ECG (electro cardiogram) amplifier is a high impedance, low noise instrumentation amplifier with analog circuitry to bandpass filter the signal and amplify it before converting it with the ADC.

#### **ECG Lead OFF Detection**

**Figure 105: ECG Lead OFF Detection Internal Circuit** 



The ECG lead OFF detection can be used for detection if the user actually touches the leads. It is a circuitry to measure the capacitor and/or resistance between the two lead inputs ECG\_ INP and ECG\_INN.



## **ECG Registers**

#### **Figure 106: ECG\_CFGA Register**


### **Figure 107: ECG\_CFGB Register**







#### **Figure 108: ECG\_CFGC Register**



**Figure 109: ECG\_CFGD Register** 





### **ADC and FIFO**

The ADC is a 14bit successive-approximation register (SAR) type. It supports 14bit with conversion time up to 50ksps.

The ADC is started by the sequencer and its timing or in manual mode (man\_mode=1) by setting seq\_start=1 (seq\_start stays '1' as long as the conversion runs). The AS7024 can be configured to trigger an interrupt upon end of conversion.

#### <span id="page-74-0"></span>**Figure 110: ADC Internal Circuit and Multiplexer**



For best accuracy, the ADC can be optionally calibrated.

**Note(s):** If GPIO2 or GPIO3 is used as ADC input, there is no anti-aliasing filter in front of the ADC (needs to be added externally).

<span id="page-75-0"></span>

### **ADC Threshold**

At the output of the ADC converter a digital threshold can be enabled. If the output of the ADC exceeds the threshold adc\_threshold, it triggers an interrupt. This mechanism can be used to identify if an object is in proximity of the sensor and then to interrupt the host. In cases where no object is detected, the host can be sleeping therefore reducing power consumption of the system.

For detailed description of the threshold calculation see the register ADC\_THRESHOLD and ADC\_THRESHOLD\_CFG description.

#### **ADC Registers**

<span id="page-75-1"></span>**Figure 111: ADC\_THRESHOLD Register** 



**Figure 112: ADC\_THRESHOLD\_CFG Register** 



#### **Figure 113: ADC\_CFGA Register**



#### **Note(s):**

<span id="page-76-0"></span>1. If the ADC is triggered with the sequencer, the very first ADC conversion after seq\_en=1 stores the number of samples according to above table. All subsequent samples use one sample less (e.g. 7 instead of 8).

> The ADC\_CFGA,B,C register is used to configure the ADC operation.

**amin** 



#### **Figure 114: ADC\_CFGB Register**



#### **Figure 115: ADC\_CFGC Register**



**amin** 

#### **Figure 116: ADC\_CHANNEL\_MASK\_L Register**



The adc channel is chosen automatically from the bits within the adc\_channel\_mask\_\* set. It starts from right and finishes left (LSB->MSB) and wraps back from the most significant asserted bit to the least significant of the asserted bits. After every ADC conversion it switches to the next enabled channel, (except around the adc2tia/adc3tia cases). See register description FIFOH and FIFOL for encoding of the first channel in the data stream.

This applies to both, manual mode and sequencer mode. In sequencer mode, it starts with the smallest channel when the sequencer is being started. In manual mode, the adc\_sel is reset with every write to either ADC\_CHANNEL\_MASK\_L or ADC\_CHANNEL\_MASK\_H

# **amin**

#### **Figure 117: ADC\_CHANNEL\_MASK\_H Register**



**Figure 118: ADC\_DATA\_L Register** 



The ADC\_DATA register shows the current raw output of the ADC

**Figure 119: ADC\_DATA\_H Register** 





### **FIFO Registers**

<span id="page-81-0"></span>**Figure 120: FIFO\_CFG Register** 



**Figure 121: FIFO\_CNTRL Register** 



**Figure 122: FIFOSTATUS Register** 



# im In

#### **Figure 123: FIFOL Register**



FIFOL can be read out with single reads (2 consecutive  $l^2C$ addresses have to be read to get one FIFO entry) or with block-read (up to 2 x fifo\_depth values can be read in a single block-read)

Upon reading of FIFOH, it automatically advances the internal read pointer and decreases FIFO level.

If reading beyond end of FIFO, data will return 00h. There is no underrun flag, this is not an error condition.

Use ams SDK functions to read from the FIFO register to keep the reading in synchronization with the ADC channel selection. If synchronization is no concern use [fifoh[7:0] : fifol[7:2]] as ADC result as the ADC data is multiplied by x4 before it is pushed in to the FIFO. FIFOl[0] is used as an ADC first channel indication. The first channel indication bit toggles upon every new entry unless the first ADC channel is transmitted. Then toggling can be stopped for up to 5 FIFO entries and the very first stopping indicates the first ADC channel. To allow encoding of any number of ADC channels, the first ADC channel encoding is dropped from time to time.

#### **Figure 124: FIFOH Register**



See [Interrupts](#page-83-0) for the actual FIFO interrupt.

<span id="page-83-2"></span><span id="page-83-1"></span>

## **Digital Interface**

#### **Power Management**

After setting the pin ENABLE=1 the AS7024 registers can be accessed by the I²C interface. Before enabling any additional function (current source, TIA, ADC...) set the bit ldo en=1 to set the internal LDO to normal mode.

For operating the ADC or the sequencer enable the oscillator by setting osc\_en=1.

#### **GPIO Pins**

Each of the GPIO pins can be digitally controlled and is capable of adding a pullup and/or pulldown:

<span id="page-83-3"></span>



#### **Interrupts**

<span id="page-83-0"></span>An interrupt output pin INT can be used to interrupt the host. Following interrupt sources are possible

**irq\_adc:** End of ADC conversion

**irq\_sequencer:** End of sequencer sequence reached.

**irq\_ltf:** A light-to-frequency conversion is finished.

**irg\_adc\_threshold:** [ADC](#page-75-0) threshold triggered – see ADC [Threshold.](#page-75-0)

**irq\_fifothreshold:** FIFO almost full (as defined in register fifo\_threshold)

**irg fifooverflow:** FIFO overflow (error condition, data is lost)

**irg\_clipdetect:** TIA output and/or SD output exceeded threshold– see details in CLIPSTATUS

**irq\_led\_supply\_low:** led supply low comparator triggered – see details in LEDSTATUS



Depending on the setting in register INTENAB each of the above interrupt source can assert INT output pin (active low).

#### <span id="page-84-0"></span> $I^2C$

The AS7024 includes an I²C slave using an I²C address of 0x30 (7-bit format; R/W bit has to be added) respectively 60h (8-bit format for writing) and 61h (8-bit format for reading). It expects external pullup resistors.

**I²C Serial Control Interface**

#### **I²C Feature List**

Fast mode (400kHz) and standard mode (100kHz) support

7+1-bit addressing mode

Write formats: Single-Byte-Write, Page-Write

Read formats: Current-Address-Read, Random-Read, Sequential-Read

SDA input delay and SCL spike filtering by integrated RC-components

**I²C Protocol**

**Figure 126: I²C Symbol Definition** 



**I²C Symbol Definition:** Shows the symbols used in the following mode descriptions.

<span id="page-85-0"></span>

**I²C Write Access**

Byte Write and Page Write formats are used to write data to the slave.





**I²C Byte Write:** Shows the format of an I²C byte write access.

#### **Figure 128: I²C Page Write**



**I²C Page Write:** Shows the format of an I²C page write access.

The transmission begins with the START condition, which is generated by the master when the bus is in IDLE state (the bus is free). The device-write address is followed by the word address. After the word address any number of data bytes can be sent to the slave. The word address is incremented internally, in order to write subsequent data bytes on subsequent address locations.

For reading data from the slave device, the master has to change the transfer direction. This can be done either with a repeated START condition followed by the device-read address, or simply with a new transmission START followed by the device-read address, when the bus is in IDLE state. The device-read address is always followed by the 1st register byte transmitted from the slave. In Read Mode any number of subsequent register bytes can be read from the slave. The word address is incremented internally.



**I²C Read Access**

Random, Sequential and Current Address Read are used to read data from the slave.

<span id="page-86-0"></span>



**I²C Random Read:** Shows the format of an I²C random read access.

Random Read and Sequential Read are combined formats. The repeated START condition is used to change the direction after the data transfer from the master.

The word address transfer is initiated with a START condition issued by the master while the bus is idle. The START condition is followed by the device-write address and the word address.

In order to change the data direction a repeated START condition is issued on the 1st SCL pulse after the acknowledge bit of the word address transfer. After the reception of the device-read address, the slave becomes the transmitter. In this state the slave transmits register data located by the previous received word address vector. The master responds to the data byte with a not-acknowledge, and issues a STOP condition on the bus.

#### **Figure 130: I²C Sequential Read**



**I²C Sequential Read:** Shows the format of an I²C sequential read access.

Sequential Read is the extended form of Random Read, as more than one register-data bytes are transferred subsequently. In difference to the Random Read, for a sequential read the transferred register-data bytes are responded by an acknowledge from the master. The number of data bytes transferred in one sequence is unlimited (consider the behavior of the word-address counter). To terminate the transmission the master has to send a not-acknowledge following the last data byte and generate the STOP condition subsequently.

#### **Figure 131: I²C Current Address Read**



**I²C Current Address Read:** Shows the format of an I²C current address read access.

To keep the access time as small as possible, this format allows a read access without the word address transfer in advance to the data transfer. The bus is idle and the master issues a START condition followed by the Device-Read address. Analogous to Random Read, a single byte transfer is terminated with a not-acknowledge after the 1st register byte. Analogous to Sequential Read an unlimited number of data bytes can be transferred, where the data bytes has to be responded with an acknowledge from the master. For termination of the transmission the master sends a not-acknowledge following the last data byte and a subsequent STOP condition.

### **Power, GPIO, ID and Interrupt Registers**

#### <span id="page-88-1"></span>**Figure 132: CONTROL Register**



**Figure 133: GPIO\_A Register** 



#### **Note(s):**

<span id="page-88-0"></span>1. No further I²C commands are required (different to GPIO2/3).



#### **Figure 134: GPIO\_E Register**



**Figure 135: GPIO\_O Register** 



**Figure 136: GPIO\_I Register** 



# **amin**

#### **Figure 137: GPIO\_P Register**



**Figure 138: GPIO\_SR Register** 





#### **Figure 139: SUBID Register**



Internal information: At least one bit is set on subid.

**Figure 140: ID Register** 



# am r

#### **Figure 141: STATUS Register**



The STATUS register shows the current state of the interface. Some bits in here can trigger an interrupt.

An asserted bit can be cleared by writing a '1' to it - in case of irq\_led\_supply\_low and irq\_clipdetect, this also clears the underlying condition in the CLIPSTATUS and LEDSTATUS registers.

The FIFO threshold interrupt cannot be cleared directly, but only by lowering the FIFO level. The FIFO overflow interrupt is sticky and must be cleared explicitly.

**Figure 142: CLIPSTATUS Register** 





An asserted bit can be cleared by writing a '1' to the irq\_ clipdetect.

**Figure 143: LEDSTATUS Register** 



An asserted bit can be cleared by writing a '1' to the irq\_led\_ supply\_low bit.

**Figure 144: INTENAB Register** 



Each of the STATUS register bits can cause an interrupt (register INTR) if the respective bit is asserted in the INTENAB register.

#### **Figure 145: INTR Register**



The INTR registers shows the bit or bits that are responsible for an asserted interrupt. Effectively, these bits are OR-ed together to drive the interrupt pin INT low (open drain output).



## <span id="page-95-0"></span>**Application Information**

The following figure shows the complete integration of the AS7024 in a mobile optical measurement system for HRM, SpO2, GSR (galvanic skin resistivity) and skin temperature using an NTC.

The device can be powered directly by a Lilon battery as it has its own power management. Nevertheless the I<sup>2</sup>C interface can be powered by 1.8V circuitry.

**Figure 146: Optical HRM Measurement System for Wrist-Based Application** 



# **OMM**

## <span id="page-96-0"></span>**Package Drawings & Markings**

**Figure 147: Package Drawing** 











# <span id="page-97-0"></span>**Ordering & Contact Information**

**Figure 148: Ordering Information** 



Buy our products or get free samples online at: [www.ams.com/Products](https://ams.com/products)

Technical Support is available at: [www.ams.com/Technical-Support](https://ams.com/technical-support)

Provide feedback about this document at: [www.ams.com/Document-Feedback](https://ams.com/document-feedback)

For further information and requests, e-mail us at: [ams\\_sales@ams.com](mailto:ams_sales@ams.com)

For sales offices, distributors and representatives, please visit: [www.ams.com/Contact](https://ams.com/contact)

#### **Headquarters**

ams AG Tobelbader Strasse 30 8141 Premstaetten Austria, Europe

Tel: +43 (0) 3136 500 0 Website[: www.ams.com](https://ams.com)

## <span id="page-98-0"></span>**RoHS Compliant & ams Green Statement**

**RoHS:** The term RoHS compliant means that ams AG products fully comply with current RoHS directives. Our semiconductor products do not contain any chemicals for all 6 substance categories, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, RoHS compliant products are suitable for use in specified lead-free processes.

**ams Green (RoHS compliant and no Sb/Br):** ams Green defines that in addition to RoHS compliance, our products are free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material).

**Important Information:** The information provided in this statement represents ams AG knowledge and belief as of the date that it is provided. ams AG bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. ams AG has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. ams AG and ams AG suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

# **Olaalit**

## <span id="page-99-0"></span>**Copyrights & Disclaimer**

Copyright ams AG, Tobelbader Strasse 30, 8141 Premstaetten, Austria-Europe. Trademarks Registered. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

Devices sold by ams AG are covered by the warranty and patent indemnification provisions appearing in its General Terms of Trade. ams AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein. ams AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with ams AG for current information. This product is intended for use in commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by ams AG for each application. This product is provided by ams AG "AS IS" and any express or implied warranties, including, but not limited to the implied warranties of merchantability and fitness for a particular purpose are disclaimed.

ams AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of ams AG rendering of technical or other services.

# **amin**

## <span id="page-100-0"></span>**Document Status**





## <span id="page-101-0"></span>**Revision Information**



#### **Note(s):**

- 1. Page and figure numbers for the previous version may differ from page and figure numbers in the current revision.
- 2. Correction of typographical errors is not explicitly mentioned.

### **Content Guide**

- **[1 General Description](#page-0-0)**
- [1 Key Benefits and Features](#page-0-1)
- [2 Applications](#page-1-0)
- **[3 Pin Assignments](#page-2-0)**
- **[5 Absolute Maximum Ratings](#page-4-0)**
- **[7 Electrical Characteristics](#page-6-0)**

#### **[14 Detailed Description](#page-13-0)**

- [14 Optical Analog Front End](#page-13-1)
- $14$  LEDs
- [15 LED-Driver](#page-14-0)
- [16 LED Configuration Registers](#page-15-0)
- [24 Photodiode Selection](#page-23-0)
- [25 Photodiode Registers](#page-24-0)
- [27 Photodiode Characteristics](#page-26-0)
- [29 Photodiode Trans-Impedance Amplifier \(TIA\)](#page-28-0)
- [31 Photodiode TIA Registers](#page-30-0)
- [33 Voltage Mode of the Photodiode Amplifier](#page-32-0)

#### [34 Optical Front End Operating Modes](#page-33-0)

- [34 Manual Operation of the Optical Frontend:](#page-33-1)
- [35 Sequencer](#page-34-0)
- [38 Sequencer Registers](#page-37-0)

#### [46 Optical Signal Conditioning](#page-45-0)

- [46 Synchronous Demodulator](#page-45-1)
- [46 High Pass Filter](#page-45-2)
- [46 Gain Stage](#page-45-3)
- [47 Optical Signal Conditioning Registers](#page-46-0)
- [54 Light-to-Frequency Mode](#page-53-0)
- [55 Light-to-Frequency Mode Registers](#page-54-0)
- [61 Electrical Analog Front End](#page-60-0)
- [62 DAC Switching](#page-61-0)
- [62 Input Pins](#page-61-1)
- [62 EAF \(Electrical Analog Frontend\) Registers](#page-61-2)
- [67 Possible Configurations of Every Amplifier Stage](#page-66-0)
- [70 ECG Amplifier](#page-69-0)
- [71 ECG Lead OFF Detection](#page-70-0)
- [75 ADC and FIFO](#page-74-0)
- [76 ADC Threshold](#page-75-0)
- [76 ADC Registers](#page-75-1)
- [82 FIFO Registers](#page-81-0)
- [84 Digital Interface](#page-83-1)
- [84 Power Management](#page-83-2)
- [84 GPIO Pins](#page-83-3)
- [84 Interrupts](#page-83-0)
- $85 \frac{12}{5}$
- [86 I²C Write Access](#page-85-0)
- [87 I²C Read Access](#page-86-0)
- [89 Power, GPIO, ID and Interrupt Registers](#page-88-1)
- **[96 Application Information](#page-95-0)**
- **[97 Package Drawings & Markings](#page-96-0)**





- **[98 Ordering & Contact Information](#page-97-0)**
- **[99 RoHS Compliant & ams Green Statement](#page-98-0)**
- **[100 Copyrights & Disclaimer](#page-99-0)**
- **[101 Document Status](#page-100-0)**
- **[102 Revision Information](#page-101-0)**