

### **EIGHT OUTPUT DIFFERENTIAL BUFFER FOR PCIE GEN1-3**

9DB833

# **Description**

The 9DB833 zero-delay buffer supports PCIe Gen3 requirements, while being backwards compatible to PCIe Gen2 and Gen1. The 9DB833 is driven by a differential SRC output pair from an IDT 932S421 or 932SQ420 or equivalent main clock generator.

### **Typical Applications**

8 output PCle Gen1-3 zero delay/fanout buffer

### **Output Features**

- 8 0.7V current-mode differential HCSL output pairs
- · Supports zero delay buffer mode and fanout mode
- · Selectable bandwidth
- 50-110MHz operation in PLL mode
- 5-166MHz operation in Bypass mode


#### **Features**

- 3 selectable SMBus addresses; multiple devices can share the same SMBus segment
- OE# pins; suitable for Express Card applications
- PLL or bypass mode; PLL can dejitter incoming clock
- Selectable PLL bandwidth; minimizes jitter peaking in downstream PLLs
- Spread spectrum compatible; tracks spreading input clock for low EMI
- SMBus interface; unused outputs can be disabled
- Supports undriven differential outputs in Power Down mode for power management

### **Key Specifications**

- Outputs cycle-cycle jitter <50ps
- Output to output skew <50ps
- Phase jitter: PCIe Gen3 <1.0ps rms

### **Block Diagram**



# **Pin Configuration**

SRC_DIV# VDDR GND SRC_IN# OE0# OE3# DIF_0# GND VDD DIF_11 DIF_1# OE1# OE2# DIF_2# GND VDD DIF_2# GND VDD DIF_3# GND VDD DIF_3#	2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21	48 VDDA 47 GNDA 46 IREF 45 LOCK 44 <b>OE7#</b> 43 <b>OE4#</b> 42 DIF_7 41 DIF_7# 40 <b>PD#</b> 39 VDD 38 DIF_6 37 DIF_6# 36 <b>OE6#</b> 35 <b>OE5#</b> 34 DIF_5 33 DIF_5# 32 GND 31 VDD 30 DIF_4 29 DIF_4# 28 <b>SMB_ADR_tri</b> 27 <b>VDD</b>
BYP#_HIBW_LOBW	22	27 <b>VDD</b>
SMBCLK	23	26 GND
SMBDAT	24	25 GND

#### Notes:

Highlighted Pins are the differences between 9DB803 and 9DB833.

Pin 22 and Pin 28 are latched on power up. Please make sure that the power supply to the pullup/pulldown resistors ramps at the same time as the main supply to the chip.

### **Operating Mode Readback Table**

BYP#_LOBW_HIBW	MODE	Byte 0, bit 3	Byte 0 bit 1
Low	Bypass	0	0
Mid	PLL 100M Hi BW	1	0
High	PLL 100M Low BW	0	1

#### **Power Connections**

	Pin N	umber	Decembries
	VDD	GND	Description
	2	3	SRC_IN/SRC_IN#
	11,19,31,39	10,18, 25,32	DIF(7:0)
	27	26	DIGITAL VDD/GND
48 47			Analog VDD/GND for PLL in IREF

For best results, treat pin 2 as analog VDD.

### **SMBus Address Selection and Readback**

SMB_ADR_tri	Address
Low	DA/DB
Mid	DC/DD
High	D8/D9

### **Tri-level Input Logic Levels**

State of Pin	Voltage
Low	<0.8V
Mid	1.2 <vin<1.8v< td=""></vin<1.8v<>
High	Vin > 2.0V

# **Pin Descriptions**

PIN#	PIN NAME	PIN TYPE	DESCRIPTION
1	SRC_DIV#	IN	Active low Input for determining SRC output frequency SRC or SRC/2. 0 = SRC/2, 1= SRC
2	VDDR	PWR	Power supply for differential input clock (receiver). This VDD should be treated as an analog power rail and filtered appropriately. Nominally 3.3V.
3	GND	GND	Ground pin.
4	SRC_IN	IN	HCSL SRC TRUE input
5	SRC_IN#	IN	HCSL SRC COMPLEMENTARY input
6	OE0#	IN	Active low input for enabling output 0.  1 = disable output, 0 = enable output.
7	OE3#	IN	Active low input for enabling output 3.  1 = disable output, 0 = enable output.
8	DIF_0	OUT	HCSL true clock output.
9	DIF_0#	OUT	HCSL complementary clock output.
10	GND	GND	Ground pin.
11	VDD	PWR	Power supply, nominally 3.3V.
12	DIF_1	OUT	HCSL true clock output.
13	DIF_1#	OUT	HCSL complementary clock output.
14	OE1#	IN	Active low input for enabling output 1.  1 = disable output, 0 = enable output.
15	OE2#	IN	Active low input for enabling output 2.  1 = disable output, 0 = enable output.
16	DIF_2	OUT	HCSL true clock output.
17	DIF_2#	OUT	HCSL complementary clock output.
18	GND	GND	Ground pin.
19	VDD	PWR	Power supply, nominally 3.3V.
20	DIF_3	OUT	HCSL true clock output.
21	DIF_3#	OUT	HCSL complementary clock output.
22	BYP#_HIBW_LOBW	IN	Tri-level input to select bypass mode, Hi BW PLL, or Lo BW PLL mode
23	SMBCLK	IN	Clock pin of SMBUS circuitry
24	SMBDAT	I/O	Data pin of SMBUS circuitry

# **Pin Descriptions (cont.)**

PIN#	PIN NAME	PIN TYPE	DESCRIPTION
25	GND	GND	Ground pin.
26	GND	GND	Ground pin.
27	VDD	PWR	Power supply, nominally 3.3V.
28	SMB_ADR_tri	IN	SMBus address select bit. This is a tri-level input that decodes 1 of 3 SMBus Addresses.
29	DIF_4#	OUT	HCSL complementary clock output.
30	DIF_4	OUT	HCSL true clock output.
31	VDD	PWR	Power supply, nominally 3.3V.
32	GND	GND	Ground pin.
33	DIF_5#	OUT	HCSL complementary clock output.
34	DIF_5	OUT	HCSL true clock output.
35	OE5#	IN	Active low input for enabling output 5.
	0 _ 0		1 = disable output, 0 = enable output.
36	OE6#	IN	Active low input for enabling output 6.
			1 = disable output, 0 = enable output.
37	DIF_6#	OUT	HCSL complementary clock output.
38	DIF_6	OUT	HCSL true clock output.
39	VDD	PWR	Power supply, nominally 3.3V.
40	PD#	IN	Asynchronous active low input pin used to power down the device. The internal clocks are disabled and the VCO's (if any) and the XTAL oscillator are stopped.
41	DIF_7#	OUT	HCSL complementary clock output.
42	DIF_7	OUT	HCSL true clock output.
43	OE4#	IN	Active low input for enabling output 4
40	OL4#	IIN	1 = disable output, 0 = enable output.
44	OE7#	IN	Active low input for enabling output 7.
	OL711		1 = disable output, 0 = enable output.
45	LOCK	OUT	3.3V output indicating PLL Lock Status. This pin goes high when lock is
	LOGIK		achieved.
40	IDEE	OUT	This pin establishes the reference for the differential current-mode output pairs. It requires a fixed precision resistor to ground. 475ohm is the standard value for
46	IREF	OUT	100ohm differential impedance. Other impedances require different values. See
			data sheet.
47	GNDA	GND	Ground pin for the PLL core.
48	VDDA	PWR	Power supply for PLL core.

### **Absolute Maximum Ratings**

Stresses above the ratings listed below can cause permanent damage to the 9DB833. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

			1				
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
3.3V Core Supply Voltage	VDDA/R				4.6	V	1,2
3.3V Logic Supply Voltage	VDD				4.6	٧	1,2
Input Low Voltage	$V_{IL}$		GND-0.5			٧	1
Input High Voltage	$V_{IH}$	Except for SMBus interface			V <sub>DD</sub> +0.5V	٧	1
Input High Voltage	$V_{IHSMB}$	SMBus clock and data pins			5.5V	٧	1
Storage Temperature	Ts		-65		150	°C	1
Junction Temperature	Tj				125	°C	1
Input ESD protection	ESD prot	Human Body Model	2000			V	4

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

### **Electrical Characteristics-DIF\_IN Clock Input Parameters**

T<sub>AMB</sub>=T<sub>COM</sub> or T<sub>IND</sub> unless otherwise indicated, supply voltages per normal operation conditions; see Test Loads for Loading Conditions

AND CON - TIND - C									
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES		
Input Crossover Voltage - DIF_IN	V <sub>CROSS</sub>	Cross Over Voltage	150	375	900	mV	1		
Input Swing - DIF_IN	$V_{SWING}$	Differential value	300			mV	1		
Input Slew Rate - DIF_IN	dv/dt	Measured differentially	0.6		8	V/ns	1,2		
Input Leakage Current	I <sub>IN</sub>	$V_{IN} = V_{DD}$ , $V_{IN} = GND$	-5		5	uA			
Input Duty Cycle	$d_{tin}$	Measurement from differential waveform	45		55	%	1		
Input Jitter - Cycle to Cycle	$J_{DIFIn}$	Differential measurement	0		125	ps	1		

<sup>&</sup>lt;sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

## **Electrical Characteristics-Current Consumption**

 $TA = T_{COM}$  or  $T_{IND}$ ; Supply Voltage VDD = 3.3 V +/-5%

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Operating Supply Current	I <sub>DD3.3OP</sub>	All outputs active @100MHz, PLL Mode, $C_L = Full\ load;$		164	200	mA	1
	I <sub>DD3.3PD</sub>	All diff pairs driven		53	60	mA	1
	I <sub>DD3.3PDZ</sub>	All differential pairs tri-stated		3	6	mA	1

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>2</sup> Operation under these conditions is neither implied nor guaranteed.

<sup>&</sup>lt;sup>2</sup> Slew rate measured through +/-75mV window centered around differential zero.

# **Electrical Characteristics-Input/Supply/Common Parameters**

 $TA = T_{COM}$  or  $T_{IND}$ ; Supply Voltage VDD = 3.3 V +/-5%

TITE TOOM OF TIND; Cappiy TO							
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Ambient Operating	T <sub>COM</sub>	Commercial range	0		70	°C	1
Temperature	$T_IND$	Industrial range	-40		85	°C	1
Input High Voltage	$V_{IH}$	Single-ended inputs, except SMBus, low threshold and tri-level inputs	2		V <sub>DD</sub> + 0.3	V	1
Input Low Voltage	$V_{IL}$	Single-ended inputs, except SMBus, low threshold and tri-level inputs	GND - 0.3		0.8	V	1
	I <sub>IN</sub>	Single-ended inputs, $V_{IN} = GND$ , $V_{IN} = VDD$	-5	-0.02	5	uA	1
Input Current	I <sub>INP</sub>	Single-ended inputs $V_{\text{IN}} = 0 \text{ V}$ ; Inputs with internal pull-up resistors $V_{\text{IN}} = \text{VDD}$ ; Inputs with internal pull-down resistors	-50		50	uA	1
Input Frequency	$F_{ibyp}$	V <sub>DD</sub> = 3.3 V, Bypass mode	5		166	MHz	2
Input Frequency	$F_{ipll}$	$V_{DD} = 3.3 \text{ V}, 100\text{MHz PLL mode}$	50	100	110	MHz	2
Pin Inductance	$L_{pin}$				7	nH	1
	$C_{IN}$	Logic Inputs, except DIF_IN	1.5		5	pF	1
Capacitance	C <sub>INDIF_IN</sub>	DIF_IN differential clock inputs	1.5		2.7	pF	1,4
•	$C_{OUT}$	Output pin capacitance			6	pF	1
Clk Stabilization	T <sub>STAB</sub>	From V <sub>DD</sub> Power-Up and after input clock stabilization or de-assertion of PD# to 1st clock			1	ms	1,2
Input SS Modulation Frequency	f <sub>MODIN</sub>	Allowable Frequency (Triangular Modulation)	30	31.5	33	kHz	1
OE# Latency	t <sub>LATOE#</sub>	DIF start after OE# assertion DIF stop after OE# deassertion	1	2	3	cycles	1,3
Tdrive_PD#	t <sub>DRVPD</sub>	DIF output enable after PD# de-assertion		13	300	us	1,3
Tfall	$t_{F}$	Fall time of control inputs			5	ns	1,2
Trise	t <sub>R</sub>	Rise time of control inputs			5	ns	1,2
SMBus Input Low Voltage	$V_{ILSMB}$				0.8	V	1
SMBus Input High Voltage	$V_{IHSMB}$		2.1		V <sub>DDSMB</sub>	V	1
SMBus Output Low Voltage	$V_{OLSMB}$	@ I <sub>PULLUP</sub>			0.4	V	1
SMBus Sink Current	I <sub>PULLUP</sub>	@ V <sub>OL</sub>	4			mA	1
Nominal Bus Voltage	$V_{DDSMB}$	3V to 5V +/- 10%	2.7		5.5	V	1
SCLK/SDATA Rise Time	t <sub>RSMB</sub>	(Max VIL - 0.15) to (Min VIH + 0.15)			1000	ns	1
SCLK/SDATA Fall Time	t <sub>FSMB</sub>	(Min VIH + 0.15) to (Max VIL - 0.15)			300	ns	1
SMBus Operating Frequency	f <sub>MAXSMB</sub>	Maximum SMBus operating frequency			440	kHz	1,5

<sup>&</sup>lt;sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

 $<sup>^{2}</sup>$  Control input must be monotonic from 20% to 80% of input swing.

 $<sup>^3</sup>$  Time from deassertion until outputs are >200 mV.

<sup>&</sup>lt;sup>4</sup> DIF\_IN input.

 $<sup>^{\</sup>rm 5}$  The differential input clock must be running for the SMBus to be active.

### **Electrical Characteristics-DIF 0.7V Current Mode Differential Outputs**

 $T_A = T_{COM}$  or  $T_{IND}$ : Supply Voltage VDD = 3.3 V +/-5%

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Slew rate	Trf	Scope averaging on	1.5	2.8	4	V/ns	1, 2, 3
Slew rate matching	ΔTrf	Slew rate matching, Scope averaging on		8	20	%	1, 2, 4
Voltage High	VHigh	Statistical measurement on single-ended signal	660	797	850	mV	1
Voltage Low	VLow	using oscilloscope math function. (Scope averaging on)		14	150	] "" <b>"</b> [	1
Max Voltage	Vmax	Measurement on single ended signal using		813	1150	mV	1
Min Voltage	Vmin	absolute value. (Scope averaging off)	-300	-1		IIIV	1
Vswing	Vswing	Scope averaging off (Differential)	300	1596.9		mV	1, 2
Crossing Voltage (abs)	Vcross_abs	Scope averaging off	250	378	550	mV	1, 5
Crossing Voltage (var)	Δ-Vcross	Scope averaging off		16	140	mV	1, 6

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production. IREF = VDD/(3xR<sub>R</sub>). For R<sub>R</sub> = 475Ω (1%), I<sub>REF</sub> = 2.32mA. I<sub>OH</sub> = 6 x I<sub>REF</sub> and V<sub>OH</sub> = 0.7V @  $Z_O$ =50Ω (100Ω differential impedance).

## Electrical Characteristics-Output Duty Cycle, Jitter, Skew and PLL Characteristics

TA =  $T_{COM}$  or  $T_{IND}$ ; Supply Voltage VDD = 3.3 V +/-5%

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
		-3dB point in High BW Mode (T <sub>IND</sub> )	1.5	2.8	4.1	MHz	1
PLL Bandwidth	BW	-3dB point in High BW Mode (T <sub>COM</sub> )	2	2.8	4	MHz	1
		-3dB point in Low BW Mode	0.7	1.1	1.4	MHz	1
PLL Jitter Peaking	t <sub>JPEAK</sub>	Peak Pass band Gain		1.5	2	dB	1
Duty Cycle	t <sub>DC</sub>	Measured differentially, PLL Mode	45	49.2	55	%	1
Duty Cycle Distortion	t <sub>DCD</sub>	Measured differentially, Bypass Mode @100MHz	-2	-0.4	2	%	1,4
		Bypass Mode, $V_T = 50\% (T_{IND})$	3500	4263	4900	ps	1
Skew, Input to Output	t <sub>pdBYP</sub>	Bypass Mode, $V_T = 50\%$ ( $T_{COM}$ )	3500	4115	4500	ps	1,5
	t <sub>pdPLL</sub>	PLL Mode V <sub>T</sub> = 50%	-250	-45	250	ps	1
Skew, Output to Output	t <sub>sk3</sub>	V <sub>T</sub> = 50%		40.0	50/60	ps	1,5
Jitter, Cycle to cycle	t <sub>jcyc-cyc</sub>	PLL mode		21	50	ps	1,3
Jitter, Cycle to cycle		Additive Jitter in Bypass Mode		3	10	ps	1,3

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>2</sup> Measured from differential waveform

<sup>&</sup>lt;sup>3</sup> Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around differential 0V.

<sup>&</sup>lt;sup>4</sup> Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.

<sup>&</sup>lt;sup>5</sup> Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

<sup>&</sup>lt;sup>6</sup> The total variation of all Vcross measurements in any particular system. Note that this is a subset of V\_cross\_min/max (V\_cross absolute) allowed. The intent is to limit Vcross induced modulation by setting V\_cross\_delta to be smaller than V\_cross absolute.

 $<sup>^{2}</sup>$  I<sub>REF</sub> = V<sub>DD</sub>/(3xR<sub>R</sub>). For R<sub>R</sub> = 475 $\Omega$  (1%), I<sub>REF</sub> = 2.32mA. I<sub>OH</sub> = 6 x I<sub>REF</sub> and V<sub>OH</sub> = 0.7V @ Z<sub>O</sub>=50 $\Omega$ .

<sup>&</sup>lt;sup>3</sup> Measured from differential waveform

<sup>&</sup>lt;sup>4</sup> Duty cycle distortion is the difference in duty cycle between the output and the input clock when the device is operated in bypass mode.

<sup>&</sup>lt;sup>5</sup> First number is commercial temp, second number is industrial temp.

# **Electrical Characteristics-PCle Phase Jitter Parameters**

 $TA = T_{COM}$  or  $T_{IND}$ ; Supply Voltage VDD = 3.3 V +/-5%

						INDUSTRY		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	LIMIT	UNITS	Notes
	t <sub>jphPCleG1</sub>	PCle Gen 1		26	40	86	ps (p-p)	1,2,3
		PCIe Gen 2 Lo Band 10kHz < f < 1.5MHz		1	1.2	3	ps (rms)	1,2
Phase Jitter, PLL Mode	t <sub>jphPCleG2</sub>	PCIe Gen 2 High Band 1.5MHz < f < Nyquist (50MHz)		2	1.8	3.1	ps (rms)	1,2
	t <sub>jphPCleG3</sub>	PCIe Gen 3 (PLL BW of 2-4MHz, CDR = 10MHz)		0.5	0.6	1	ps (rms)	1,2
	t <sub>jphPCleG1</sub>	PCle Gen 1		2.6	5	N/A	ps (p-p)	1,2,3
Additive Phase Jitter,	+	PCIe Gen 2 Lo Band 10kHz < f < 1.5MHz		0.06	0.2	N/A	ps (rms)	1,2
Bypass Mode	T <sub>jphPCleG2</sub>	PCIe Gen 2 High Band 1.5MHz < f < Nyquist (50MHz)			0.3	N/A	ps (rms)	1,2
	t <sub>jphPCleG3</sub>	PCIe Gen 3 (PLL BW of 2-4MHz, CDR = 10MHz)			0.1	N/A	ps (rms)	1,2

<sup>&</sup>lt;sup>1</sup> Applies to all outputs.

# **Clock Periods Differential Outputs Tracking Spread Spectrum**

Measurement									
Window	1 Clock	1us	0.1s	0.1s	0.1 s	1us	1 Clock		
Symbol	Lg-	-SSC	-ppm error	0ppm	+ ppm error	+SSC	Lg+		
Definition	Absolute Period	Short-term Average	Long-Term Average	Period	Long-Term Average	Short-term Average	Period		
Deminion	Minimum Absolute	Minimum Absolute	Minimum Absolute	Nominal	Maximum	Maximum	Maximum		
	Period	Period	Period					Units	Notes
DIF 100	9.949	9.999	10.024	10.025	10.026	10.051	10.101	ns	1,2,3

9DB833


<sup>&</sup>lt;sup>2</sup> See http://www.pcisig.com for complete specs


<sup>&</sup>lt;sup>3</sup> Sample size of at least 100K cycles. This figures extrapolates to 108ps pk-pk @ 1M cycles for a BER of 1-12.

Output Termination and Layout Information							
Common Recommendations for Differential Routing	Dimension or Value	Unit	Figure				
L1 length, route as non-coupled 50ohm trace	0.5 max	inch	1				
L2 length, route as non-coupled 50ohm trace	0.2 max	inch	1				
L3 length, route as non-coupled 50ohm trace	0.2 max	inch	1				
Rs	33	ohm	1				
Rt	49.9	ohm	1				

Down Device Differential Routing			
L4 length, route as coupled microstrip 100ohm differential trace	2 min to 16 max	inch	1
L4 length, route as coupled stripline 100ohm differential trace	1.8 min to 14.4 max	inch	1


Differential Routing to PCI Express Connector	
L4 length, route as coupled microstrip 100ohm differential trace 0.25 to 1	nax inch 2
L4 length, route as coupled stripline 1000hm differential trace 0.225 mi	12.6 max inch 2






	Termination for LVDS and other Common Differential Signals (figure 3)								
Vdiff	Vp-p	Vcm	R1	R2	R3	R4	Note		
0.45v	0.22v	1.08	33	150	100	100			
0.58	0.28	0.6	33	78.7	137	100			
0.80	0.40	0.6	33	78.7	none	100	ICS874003i-02 input compatible		
0.60	0.3	1.2	33	174	140	100	Standard LVDS		

R1a = R1b = R1 R2a = R2b = R2



Termination for Cable AC Coupled Application (figure 4)						
Component	Value	Note				
R5a, R5b	8.2K 5%					
R6a, R6b	1K 5%					
Сс	0.1 μF					
Vcm	0.350 volts					



### **General SMBus Serial Interface Information**

#### **How to Write**

- · Controller (host) sends a start bit
- Controller (host) sends the write address<sup>2</sup>
- · IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) sends the byte count = X
- IDT clock will acknowledge
- Controller (host) starts sending Byte N through Byte N+X-1
- IDT clock will acknowledge each byte one at a time
- · Controller (host) sends a Stop bit

	Index Block Write Operation							
Controll	er (Host)		IDT (Slave/Receiver)					
Т	starT bit							
Slave A	Address							
WR	WRite							
			ACK					
Beginning	g Byte = N							
			ACK					
Data Byte	Count = X							
			ACK					
Beginnin	g Byte N							
			ACK					
0		×						
0		X Byte	0					
0		ė	0					
			0					
Byte N + X - 1								
			ACK					
Р	stoP bit							

<sup>\*</sup> Assuming SMB\_ADR\_tri is at mid-level

Read Address	Write Address
DD <sub>(H)</sub>	DC <sub>(H)</sub>

#### **How to Read**

- · Controller (host) will send a start bit
- Controller (host) sends the write address\*
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- · Controller (host) will send a separate start bit
- Controller (host) sends the read address\*
- IDT clock will acknowledge
- IDT clock will send the data byte count = X
- IDT clock sends Byte N+X-1
- IDT clock sends Byte 0 through Byte X (if X<sub>(H)</sub> was written to Byte 8)
- · Controller (host) will need to acknowledge each byte
- · Controller (host) will send a not acknowledge bit
- · Controller (host) will send a stop bit

	Index Block F	Read O	peration
Cor	troller (Host)		IDT (Slave/Receiver)
Т	starT bit		
SI	ave Address		
WR	WRite		
			ACK
Begi	nning Byte = N		
			ACK
RT	Repeat starT		
SI	ave Address		
RD	RD ReaD		
			ACK
			Data Byte Count=X
	ACK		
			Beginning Byte N
	ACK		
		<u>e</u>	0
	0	X Byte	0
	0		0
	0		
			Byte N + X - 1
N	Not acknowledge		
Р	stoP bit		

SMBus Table: Frequency Select Register, READ/WRITE ADDRESS (Selectable)

				1 110g10101, 1127 127 111 11 2 7 12 2 1 1 2 0 1 0 0 0 1 0 0 1 0 0 0 1 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 1 0				
By	te 0	Pin #	Name	Control Function	Type	0	1	Default
Bit 7		-	PD_Mode	PD# drive mode	RW	driven	Hi-Z	1
Bit 6		-	OE_Mode	OE#_Stop drive mode	RW	driven	Hi-Z	0
Bit 5		-		Reserved				0
Bit 4		-		Reserved				
Bit 3		-	MODE1	BYPASS#/PLL1	RW	RW See Operating N Readback Tal		Latched
Bit 2		-		Reserved				1
Bit 1		-	MODE0	BYPASS#/PLL0	RW	See Operating Mode Readback Table		Latched
Bit 0		- SRC_DIV# SRC Divide by 2 Select		SRC Divide by 2 Select	RW	x/2	x/1	1

**SMBus Table: Output Control Register** 

By	te 1	Pin #	Name	Control Function	Type	0	1	Default
Bit 7	42	,41	DIF_7	Output Enable	RW	Disable	Enable	1
Bit 6	38	,37	DIF_6	Output Enable	RW	Disable	Enable	1
Bit 5	34	,33	DIF_5	Output Enable	RW	Disable	Enable	1
Bit 4	30	,29	DIF_4	Output Enable	RW	Disable	Enable	1
Bit 3	20	,21	DIF_3	Output Enable	RW	Disable	Enable	1
Bit 2	16	,17	DIF_2	Output Enable	RW	Disable	Enable	1
Bit 1	12	,13	DIF_1	Output Enable	RW	Disable	Enable	1
Bit 0	8	,9	DIF_0	Output Enable	RW	Disable	Enable	1

NOTE: The SMBus Output Enable Bit must be '1' AND the respective OE pin must be active for the output to run.

SMBus Table: OE Pin Control Register

Ву	te 2	Pin #	Name	Control Function	Type	0	1	Default
Bit 7	42,4	41	DIF_7	DIF_7 Stoppable with OE7#	RW	Free-run	Stoppable	0
Bit 6	38,3	37	DIF_6	DIF_6 Stoppable with OE6#	RW	Free-run	Stoppable	0
Bit 5	34,3	33	DIF_5	DIF_5 Stoppable with OE5#	RW	Free-run	Stoppable	0
Bit 4	30,2	29	DIF_4	DIF_4 Stoppable with OE4#	RW	Free-run	Stoppable	0
Bit 3	20,2	21	DIF_3	DIF_3 Stoppable with OE3#	RW	Free-run	Stoppable	0
Bit 2	16,1	17	DIF_2	DIF_2 Stoppable with OE2#	RW	Free-run	Stoppable	0
Bit 1	12,1	13	DIF_1	DIF_1 Stoppable with OE1#	RW	Free-run	Stoppable	0
Bit 0	8,9	9	DIF_0	DIF_0 Stoppable with OE0#	RW	Free-run	Stoppable	0

NOTE: If you wish the default to be "Stoppable" see the 9DB834.

**SMBus Table: Reserved Register** 

Byt	e 3	Pin #	Name	Control Function	Туре	0	1	Default
Bit 7				Reserved				Χ
Bit 6				Reserved				Χ
Bit 5				Reserved				Χ
Bit 4				Reserved				Χ
Bit 3				Reserved				Χ
Bit 2				Reserved				Χ
Bit 1				Reserved				Χ
Bit 0				Reserved				Х

SMBus Table: Vendor & Revision ID Register

Byte	4 Pin #	Name	Control Function	Type	0	1	Default
Bit 7	-	RID3		R	-	-	0
Bit 6	-	RID2	REVISION ID	R	-	-	0
Bit 5	-	RID1	NEVISION ID	R	-	-	0
Bit 4	-	RID0		R	-	-	1
Bit 3	-	VID3		R	-	-	0
Bit 2	-	VID2	VENDOD ID	R	-	-	0
Bit 1	-	VID1	VENDOR ID	R	-	-	0
Bit 0	-	VID0		R	-	-	1

**SMBus Table: DEVICE ID** 

Byt	e 5 Pin#	Name	Control Function	Type	0	1	Default
Bit 7	-	DID7	Device ID 7 (MSB)	RW			1
Bit 6	-	DID6	Device ID 6	RW			0
Bit 5	-	DID5	Device ID 5	RW			0
Bit 4	-	DID4	Device ID 4	RW	Device ID	is 83 Hex	0
Bit 3	-	DID3	Device ID 3	RW	for 9I	DB833	0
Bit 2	-	DID2	Device ID 2	RW			0
Bit 1	-	DID1	Device ID 1	RW			1
Bit 0	-	DID0	Device ID 0	RW			1

SMBus Table: Byte Count Register


Byt	e 6	Pin #	Name	Control Function	Type	0	1	Default
Bit 7	-		BC7		RW	-	-	0
Bit 6	-		BC6		RW	•	•	0
Bit 5	-		BC5		RW	-	-	0
Bit 4	-		BC4	Writing to this register configures how many	RW	•	•	0
Bit 3	-		BC3	bytes will be read back.	RW	•	•	0
Bit 2	-		BC2		RW	1	-	1
Bit 1	-		BC1		RW	-	-	1
Bit 0	-		BC0		RW	•	•	1

#### PD#, Power Down

The PD# pin cleanly shuts off all clocks and places the device into a power saving mode. PD# must be asserted before shutting off the input clock or power to insure an orderly shutdown. PD is asynchronous active-low input for both powering down the device and powering up the device. When PD# is asserted, all clocks will be driven high, or tri-stated (depending on the PD# drive mode and Output control bits) before the PLL is shut down.


#### PD# Assertion

When PD# is sampled low by two consecutive rising edges of DIF#, all DIF outputs must be held High, or tri-stated (depending on the PD# drive mode and Output control bits) on the next High-Low transition of the DIF# outputs. When the PD# drive mode bit is set to '0', all clock outputs will be held with DIF driven High with 2 x I<sub>REF</sub> and DIF# tri-stated. If the PD# drive mode bit is set to '1', both DIF and DIF# are tri-stated.



#### PD# De-assertion

Power-up latency is less than 1 ms. This is the time from de-assertion of the PD# pin, or VDD reaching 3.3V, or the time from valid SRC\_IN clocks until the time that stable clocks are output from the device (PLL Locked). If the PD# drive mode bit is set to '1', all the DIF outputs must driven to a voltage of >200 mV within 300µs of PD# de-assertion.




14

9DB833


# Package Outline Drawings (48-pin TSSOP)

Package dimensions are kept current with JEDEC Publication No. 95




	Millim	neters	Inches*		
Symbol	Min	Max	Min	Max	
А		1.20		0.047	
A1	0.05	0.15	0.002	0.006	
A2	0.80	1.05	0.032	0.041	
b	0.17	0.27	0.007	0.011	
С	0.09	0.20	0.0035	0.008	
D	12.40	12.60	0.488	0.496	
Е	8.10 E	BASIC	0.319	BASIC	
E1	6.00	6.20	0.236	0.244	
е	0.50	Basic	0.020 Basic		
L	0.45	0.75	0.018	0.030	
α	0°	8°	0°	8°	
aaa		0.10		0.004	

<sup>\*</sup>For reference only. Controlling dimensions in mm.



### Package Outline Drawings (48-pin SSOP)

Package dimensions are kept current with JEDEC Publication No. 95



# **Ordering Information**

Part / Order Number	Shipping Packaging	Package	Temperature
9DB833AFLF	Tubes	48-pin SSOP	0 to +70°C
9DB833AFLFT	Tape and Reel	48-pin SSOP	0 to +70°C
9DB833AGLF	Tubes	48-pin TSSOP	0 to +70°C
9DB833AGLFT	Tape and Reel	48-pin TSSOP	0 to +70°C
9DB833AFILF	Tubes	48-pin SSOP	-40 to +85°C
9DB833AFILFT	Tape and Reel	48-pin SSOP	-40 to +85°C
9DB833AGILF	Tubes	48-pin TSSOP	-40 to +85°C
9DB833AGILFT	Tape and Reel	48-pin TSSOP	-40 to +85°C

<sup>&</sup>quot;LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

<sup>&</sup>quot;A" is the device revision designator (will not correlate with the datasheet revision).

# **Revision History**

Issue Date	Description	Page #
6/30/2010	Released to final	
5/9/2011	1. Update pin 2 pin-name and pin description from VDD to VDDR. This highlights that optimal performance is obtained by treating VDDR as in analog pin. This is a document update only, there is no silicon change.	Various
5/24/2011	Corrected pin description of Pins 27/28     Corrected orderable part number for 9DB833AGILFT	
3/13/2012	<ol> <li>Added additional line to PLL Bandwidth "-3dB point in High BW Mode" conditions for industrial mode (min1.5, typ 2.7, max 4.1 MHz)</li> <li>Added additional line to Skew, Input to Output "Bypass Mode" conditions for industrial mode (min 2500, max 4900 ps)</li> </ol>	6
7/5/2012	Changed references of PCIe Gen3 to PCIe Gen1,2,3     Corrected Power Connections Table - pinout was/is correct.	1, 2
9/18/2012	Updated Byte 2, bits 1, 2, 5 and 6 per char review. Outputs can be programmed with Byte 2 to be Stoppable or Free-Run with DIF_Stop pin, not the OE pins.	12
8/25/2015	1. Added note to Byte 2 referring to 9DB434 if FFhex is the desired default.	12
6/7/2016	<ol> <li>Updated typical values in electrical tables.</li> <li>Updated clock input electrical table to latest format.</li> <li>Updated SMbus operating frequency to 440KHz.</li> <li>Corrected typo in Byte 0, bit 6 defaults to 0.</li> </ol>	Various
5/25/2018	Updated the minimum input slew rate from 1 V/ns to 0.6V/ns.	6

### 9DB833

**EIGHT OUTPUT DIFFERENTIAL BUFFER FOR PCIE GEN1-3** 

#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/