

Ph. 480-503-4295 | NOPP@FocusLCD.com

TFT | CHARACTER | UWVD | FSC | SEGMENT | CUSTOM | REPLACEMENT

Graphic Display Module

Part Number

G986AXGFGN02WR

Overview

98x64(33x33), FSTN, no backlight, reflective, positive mode, 12:00 (top view), extended temp range, parallel/ serial option, able to run at 3.3V



1. General Specification

Interface With PARALLE MPU

Display Mode: POSITIVE/REFLECTIVE/FSTN Type

Viewing Angle :12:00 Clock

Display Duty:1/64 Driving Bias:1/9 Driving Voltage:9.6V

Lcd Supply Voltage:+3.3V

Mechanical Characteristics(Unit:mm)

Display Dot Matrix :98*64

Extenal Dimension: See Drawing

Dots Size:0.22*0.27

Dots Pitch: 0.25*0.30

Temperature Specification

Operation Temperature: -20° C \sim 70 $^{\circ}$ C

Storage Temperature:-30°C~80°C



External Dimension









Input PIN Assignment

Recommended Connector: FH19C-30S-0.5SH(99)

Pin No	Symbol	I/O	Function
30	CS1B	Ι	This is the chip select signal. When CS1B = "L" and CS2 = "H", then the chip select becomes active, and data/command I/O is enabled.
29	/RET	Ι	When /RES is set to "L", the settings are initialized. The reset opetation is performed by the /RES signal level.
28	A0	Ι	Select register. -A0 = "H": Indicates that DB0 to DB7 are display data -A0 = "L": Indicates that DB0 to DB7 are control data
27	/WR	Ι	When connected to 8080 series MPU, this pin is treated as the /WR signal of the 8080 MPU and is LOW-active. The signals on the data bus are latched at the rising edge of the /WR signal. When connected to 6800 series MPU, this pin is treated as the /WR signal of the 6800 MPU and decides the access type : When R/W = H: Read. When R/W = L: Write.
26	/RD	Ι	 When connected to 8080 series MPU, this pin is treated as the /RD signal of the 8080 MPU and is LOW-active. The data bus is in an output status when this signal is L. When connected to 6800 series MPU, this pin is treated as the /E signal of the 6800 MPU and is HIGH-active. This is the enable clock input terminal of the 6800 Series MPU.
2518	D5 to D0 D6 (SCL) D7 (SI)	I/O	This is an 8-bit bi-directional data bus that connects to an 8-bit or 16-bit standard MPU data bus. When the serial interface is selected (P/S = "L") : D7 : serial data input (SI) ; D6 : the serial clock input (SCL). D0 to D5 are set to high impedance.
17	VDD	Power Supply	Power supply
16	VSS	Power Supply	Ground.
15	VOUT	0	DC/DC voltage converter. Connect a capacitor between this terminal and VSS or VDD terminal.
14	CAP3+	0	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1N terminal.



Pin No	Symbol	I/O	Function
13	CAP1-	0	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1P terminal.
12	CAP1+	0	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1N terminal.
11	CAP2+	0	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2N terminal.
10	CAP2-	0	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2P terminal.
9	CAP4+	0	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2N terminal.
8-4	V4, V3, V2, V1, V0,	Power Supply	This is a multi-level power supply for the liquid crystal drive. The voltage Supply applied is determined by the liquid crystal cell, and is changed through the use of a resistive voltage divided or through changing the impedance using an op. amp. Voltage levels are determined based on Vss, and must maintain the relative magnitudes shown below. $V0 \ge V1 \ge V2 \ge V3 \ge V4 \ge Vss$ When the power supply turns ON, the internal power supply circuits produce the V1 to V4 voltages shown below. The voltage settings are selected using the LCD bias set command. $\boxed{\frac{1/65 \text{ DUTY}}{V2} \frac{1/49 \text{ DUTY}}{1/89^{\circ}V_0.6/7^{\circ}V_0} \frac{7/8^{\circ}V_0.5/6^{\circ}V_0}{6/8^{\circ}V_0.4/6^{\circ}V_0} \frac{6/8^{\circ}V_0.4/6^{\circ}V_0}{6/8^{\circ}V_0.4/6^{\circ}V_0} \frac{6/8^{\circ}V_0.4/6^{\circ}V_0}{2/8^{\circ}V_0.2/6^{\circ}V_0} \frac{2/8^{\circ}V_0.2/6^{\circ}V_0}{1/8^{\circ}V_0.2/6^{\circ}V_0} \frac{1/8^{\circ}V_0.2/6^{\circ}V_0}{1/8^{\circ}V_0.2/6^{\circ}V_0} \frac{1/8^{\circ}V_0.2/6^{\circ}V_0}{1/8^{\circ}V_0.2/6^{\circ}V_0} \frac{1/8^{\circ}V_0.2/6^{\circ}V_0}{1/8^{\circ}V_0.2/6^{\circ}V_0} \frac{1/8^{\circ}V_0.2/6^{\circ}V_0}{1/8^{\circ}V_0.2/6^{\circ}V_0} \frac{1/8^{\circ}V_0.2/6^{\circ}V_0}{1/8^{\circ}V_0.2/6^{\circ}V_0} \frac{1/8^{\circ}V_0.2/6^{\circ}V_0}{1/8^{\circ}V_0.2/6^{\circ}V_0} \frac{1/8^{\circ}V_0.1/6^{\circ}V_0}{1/8^{\circ}V_0.2/6^{\circ}V_0} \frac{1/8^{\circ}V_0.1/6^{\circ}V_0}{1/8^{\circ}V_0.1/6^{\circ}V_0} \frac{1/8^{\circ}V_0.1/6^{\circ}V_0}{1/8^{\circ}V_0.1/6^{\circ}V_0} \frac{1/8^{\circ}V_0.1/6^{\circ}V_0}{1/8^{\circ}V_0.1/6^{\circ}V_0} \frac{1/8^{\circ}V_0.1/6^{\circ}V_0}{1/8^{\circ}V_0.1/6^{\circ}V_0} \frac{1}{1/8^{\circ}V_0.1/6^{\circ}V_0}}{\frac{1}/8^{\circ}V_0.1/6^{\circ}V_0}{1/8^{\circ}V_0.1/6^{\circ}V_0}} \frac{1}{1/8^{\circ}V_0.1/6^{\circ}V_0}}{\frac{1}/8^{\circ}V_0.1/6^{\circ}V_0}{1/8^{\circ}V_0.1/6^{\circ}V_0}} \frac{1}{1/8^{\circ}V_0.1/6^{\circ}V_0}}{\frac{1}/8^{\circ}V_0.1/6^{\circ}V_0}} \frac{1}{1/8^{\circ}V_0.1/6^{\circ}V_0}}{\frac{1}/8^{\circ}V_0.1/6^{\circ}V_0}} \frac{1}{1/8^{\circ}V_0.1/6^{\circ}V_0}}{\frac{1}/8^{\circ}V_0.1/6^{\circ}V_0}}{\frac{1}/8^{\circ}V_0.1/6^{\circ}V_0}} \frac{1}{1/8^{\circ}V_0.1/6^{\circ}V_0}}{\frac{1}/8^{\circ}V_0.1/6^{\circ}V_0}} \frac{1}{1/8^{\circ}V_0.1/6^{\circ}V_0}}{\frac{1}/8^{\circ}V_0.1/6^{\circ}V_0}}$
3	VR	Ι	Output voltage regulator terminal. Provides the voltage between VSS and V0 through a resistive voltage divider. IRS = "L" : the V0 voltage regulator internal resistors are not used. IRS = "H" : the V0 voltage regulator internal resistors are used.
2	C86	Ι	This is the MPU interface selection pin. C86 = H: 6800 Series MPU interface. C86 = L: 8080 Series MPU interface.
1	PSB	Ι	This pin configures the interface to be parallel mode or serial mode. P/S = H: Parallel data input/output. P/S = L: Serial data input.



Absolute Maximun Ratings

Item	Symbol	Condition	Min	Max	Unit
Power supply voltage	VDD		-0.3	+3.6	V
Input voltage	Vin		-0.3	VDD+0.3	V
DC Supply Voltage	VOUT		-0.3	+13.5	V
DC Supply Voltage	V0		-0.3	+13.5	V
Operating temperature	Topr		-10	50	°C
Storage temperature	Tstg		-20	60	°C

VDD=3.0V,VSS=0V,Ta=25 °C

Electrical Characteristics

Item	Symbol	Condition	Min	Тур	Max	Unit
Power supply voltage	VDD		1.8	3.0	3.3	V
Current consumption	IDD	Ta=25℃	-	1.0	-	mA



DC Characteristics

lte		Symbol	Co	ndition		Rating Ur		Unite	Applicable
10		Symbol		nation	Min.	Тур.	Max.	onits	Pin
Operating	Voltage (1)	Voo			1.8	_	3.3	v	V _{DD} *1
Operating	Voltage (2)	V _{DD2}	(Relative t	o V _{SS})	2.4	_	3.3	v	Voo
High-level li	nput Voltage	VIHC			0.8 x VDD	_	VDD	v	*3
Low-level Ir	nput Voltage	VILC				—	0.2 x VDD	v	*3
High-level O	utput Voltage	Vohc	юн = -0.5	H = −0.5 mA		-	VDD	v	*4
Low-level O	utput Voltage	Valc	IOL = 0.5 n	oL = 0.5 mA		-	0.2 x VDD	v	*4
Input leaks	age current	lu	VIN = VDD or V _{SS}		-1.0	-	1.0	μΑ	*5
Output leak	age current	ILO	VIN = VDD	or V _{SS}	-3.0	-	3.0	μΑ	*6
Liquid Cryst	al Driver ON	-	Ta = 25°C	5°C V0 = 13.0 V - 2.0 3.5		SEGn			
Resis	tance	Ron	(Relative to V _{SS})	Vo = 8.0 V	—	3.2	5.4	KΩ	COMn *7
Static Consur	mption Current	lssq	Vo = 13.0	v	—	0.01	2	μA	VDD, VDD2
Output Leak	age Current	log	(Relative 1	fo V _{SS})	-	0.01	10	μA	Vo
Input Termina	I Capacitance	CiN	Ta = 25°C	, f=1 MHz	_	5.0	8.0	pF	
	Internal Oscillator	fosc	1/65 duty	To = 25%C	17	20	24	kHz	*8
Oscillator	External Input	fcL	1/33 duty	1a - 25 C	17	20	24	kHz	CL
Frequency	Internal Oscillator	fosc	1/49 duty	To = 25%	25	30	35	kHz	*8
	External Input	fcL	1/55 duty	1a - 25 C	25	30	35	kHz	CL

Unless otherwise specified, VSS = 0 V, VDD = 3.0 V, Ta = -30 to 85° C Table 18

Table 19

literen P.		Symbol Condition			Rating		Unite	Applicable
	item	Symbol V _{DD2} (Relative put V _{OUT} (Relative V _{OUT} (Relative V ₀ (Relative	Condition	Min.	Тур.	Max.	Units	Pin
	Input voltage	V _{DD2}	(Relative To V _{SS})	2.4	_	3.3	v	VDD
5	Supply Step-up output voltage Circuit	Vout	(Relative To V _{SS})	_	-	13.5	v	Vout
al Powe	Voltage regulator Circuit Operating Voltage	Vout	(Relative To V _{SS})	6.0	-	13.5	v	Vout
Interna	Voltage Follower Circuit Operating Voltage	Vo	(Relative To V _{SS})	4.0	Ι	13.5	v	Vo* 9
	Base Voltage	VRS	Ta = 25°C, (Relative To V _{SS}) -0.05%/°C	2.07	2.10	2.13	v	*10



TIMING CHARACTERISTICS

System bus read/write characteristics 1 (8080 Series MPU)



- A		~ *
1.37	ыe	24

		Table		VDD = 3.3V.	Ta = -30 to	85°C)
Item	Cignal	Sumbol	Condition	Rati	Unite	
item	əignai	Symbol	Condition	Min.	Max.	Units
Address hold time		tahs		0	-	
Address setup time	AO	taws		0	—]
System cycle time	1	toyos		240	—]
Enable L pulse width (WRITE)	WD	toolw		80	-]
Enable H pulse width (WRITE)	WR	toonw		80	—]
Enable L pulse width (READ)	80	toour		140	_	Ns
Enable H pulse width (READ)	RD	tcchr		80]
WRITE Data setup time		tosa		40	—]
WRITE Address hold time		toнa		0	—]
READ access time		tacca	CL = 100 pF	_	70]
READ Output disable time		toнs	CL = 100 pF	5	50	



		10010		(VDD = 2.7V.	Ta = -30 to	5 85°C)
Itom	Signal	Symbol	Condition	Rati	Unite	
item	Signai	Symbol	condition	Min.	Max.	Units
Address hold time		tahs		0	—	
Address setup time	AD	taws		0	—]
System cycle time		tcycs		400	—]
Enable L pulse width (WRITE)	WD	tccLw		220	_]
Enable H pulse width (WRITE)	WR	tccнw		180	_]
Enable L pulse width (READ)	80	tcclr		220	_	ns
Enable H pulse width (READ)	RD	tCCHR		180	_]
WRITE Data setup time		tDS8		40	_]
WRITE Address hold time	D0 40 D7	tрна		0	_]
READ access time	00100/	taccs	CL = 100 pF	_	140]
READ Output disable time]	toна	CL = 100 pF	10	100]

Table 26

				(VDD = 1.8V,	Ta =30 to	9.85°C)
Itom	Signal	Sumbol	Condition	Rat	ing	Unite
item	Signai	Symbol	Condition	Min.	Rating U n. Max.) —) —) —)0 — >0 — >0 — >0 — >0 — >0 — >0 — >0 — > — > 240	onits
Address hold time		tahs		0	-	
Address setup time	AO	taws		0	-]
System cycle time]	tcycs		640	-]
Enable L pulse width (WRITE)	WP	tccLw		360	-]
Enable H pulse width (WRITE)	WIX	tсснw		280	-]
Enable L pulse width (READ)	PD	tcclr		360	-	ns
Enable H pulse width (READ)		tcchr		280]
WRITE Data setup time		tosa		80	-]
WRITE Address hold time	D0 to D7	tрна		0	-]
READ access time		tacc8	CL = 100 pF	_	240]
READ Output disable time	1	tона	CL = 100 pF	10	200	1

*1 The input signal rise time and fall time (tr, tr) is specified at 15 ns or less. When the system cycle time is extremely fast, $(tr + tr) \leq (t_{CYC8} - t_{CCLW} - t_{CCHW})$ for $(tr + tr) \leq (t_{CYC8} - t_{CCLR} - t_{CCHR})$ are specified.

*2 All timing is specified using 20% and 80% of VDD as the reference. *3 tCCLW and tCCLR are specified as the overlap between /CS1 being "L" (CS2 = "H") and /WR and /RD being at the "L" level.





System bus read/write characteristics 2 (6800 Series MPU)

Table 27

				(VDD = 3.3V,	Ta = -30 to	85°C)
ltem	Signal	Symbol	Condition	Rati	Units	
item	orginar	Symbol	condition	Min.	Max.	onits
Address hold time		tah6		0	—	
Address setup time	AD	taw6		0	—	
System cycle time		tcycs		240	—]
Enable L pulse width (WRITE)	WP	tewLw		80	—]
Enable H pulse width (WRITE)	WR	tewnw		80	—]
Enable L pulse width (READ)		tewlr		80	—	ns
Enable H pulse width (READ)	RD	tewhr		140]
WRITE Data setup time		tDS6		40	—]
WRITE Address hold time	D0 4- D7	tdH6		0	—]
READ access time	DU to D7	tacc5	CL = 100 pF	—	70]
READ Output disable time		toнs	CL = 100 pF	5	50	



				(VDD = 2.7V,	Ta = -30 to	5°C)
ltem	Signal	Symbol	Condition	Rati	Units	
item	Signal	Symbol	condition	Min.	Max.	onits
Address hold time		tah6		0	-	
Address setup time	AO	taw6		0	—]
System cycle time		tcyc6		400	—]
Enable L pulse width (WRITE)	WB	tewLw		220	_]
Enable H pulse width (WRITE)	WK	tewнw		180	_]
Enable L pulse width (READ)		tewlr		220	_	ns
Enable H pulse width (READ)	RD	tewhr		180	_]
WRITE Data setup time		tDS6		40	_]
WRITE Address hold time	D0 to D7	tDн6		0	—]
READ access time		tacc5	CL = 100 pF	_	140]
READ Output disable time]	toh6	CL = 100 pF	10	100]

Table 29

(VDD = 1.8V.Ta = -30 to 85°C)

				Rati	ina	
ltem	Signal	Symbol	Condition	Min.	Max.	Units
Address hold time		tah6		0	—	
Address setup time	AO	taw6		0	—	1
System cycle time	1	tcycs		640	_	1
Enable L pulse width (WRITE)	WB	tewlw		360	—	1
Enable H pulse width (WRITE)	WIR	tewnw		280	—	1
Enable L pulse width (READ)	BD	tewlr		360	_	ns
Enable H pulse width (READ)		tewhr		280	—	1
WRITE Data setup time		tDS6		80	_	1
WRITE Address hold time		tDH6		0	_	1
READ access time		tacc5	CL = 100 pF	_	240]
READ Output disable time	1	ton6	CL = 100 pF	10	200	1

*1 The input signal rise time and fall time (tr, tr) is specified at 15 ns or less. When the system cycle time is extremely fast, $(tr + tr) \leq (t_{CYC6} - t_{EWLW} - t_{EWHW})$ for $(tr + tr) \leq (t_{CYC6} - t_{EWLR} - t_{EWHR})$ are specified.

*2 All timing is specified using 20% and 80% of VDD as the reference. *3 tEWLW and tEWLR are specified as the overlap between CS1 being "L" (CS2 = "H") and E.

IC Specification

See The Reference of ST Data Book----ST7565R-G.



Instruction Table

			T	able	16: 1	Table	e of §	ST75	65R	Com	mand	s (Note) *: ignored data
Command					Com	mano	l Cod	le				Function
	A 0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	
(1) Display ON/OFF	0	1	0	1	0	1	0	1	1	1	0 1	LCD display ON/OFF 0: OFF, 1: ON
(2) Display start line set	0	1	0	0	1		Displ	ay st	art a	ddres	55	Sets the display RAM display start line address
(3) Page address set	0	1	0	1	0	1	1	P	age	addro	ess	Sets the display RAM page address
(4) Column address set				0	0	0	1	M	ost si	ignifi	cant	Sets the most significant 4 bits of the display
upper bit Column address set lower bit	0	1	0	0	0	0	0	co Le co	lumn ast s lumn	i add ignifi i add	ress cant ress	RAM column address. Sets the least significant 4 bits of the display RAM column address.
(5) Status read	0	0	1		Sta	tus		0	0	0	0	Reads the status data
(6) Display data write	1	1	0					W	rite d	ata		Writes to the display RAM
(7) Display data read	1	0	1					Re	ad d	ata		Reads from the display RAM
(8) ADC select	0	1	0	1	0	1	0	0	0	0	0	Sets the display RAM address SEG output correspondence 0: normal 1: reverse
(9) Display normal/	~		~	1	0	1	0	0	1	1	0	Sets the LCD display normal/ reverse
reverse	U	1	U								1	0: normal, 1: reverse
(10) Display all points ON/OFF	0	1	0	1	0	1	0	0	1	0	0 1	Display all points 0: normal display 1: all points ON
(11) LCD bias set	0	1	0	1	0	1	0	0	0	1	0	Sets the LCD drive voltage bias ratio 0: 1/9 bias, 1: 1/7 bias (ST7565R)
(12) Read-modify-write	0	1	0	1	1	1	0	0	0	0	0	Column address increment At write: +1 At read: 0
(13) End	0	1	0	1	1	1	0	1	1	1	0	Clear read/modify/write
(14) Reset	0	1	0	1	1	1	0	0	0	1	0	Internal reset
(15) Common output mode select	0	1	0	1	1	0	0	0 1	x	x	*	Select COM output scan direction 0: normal direction 1: reverse direction
(16) Power control set	0	1	0	0	0	1	0	1	0	pera mod	ting le	Select internal power supply operating mode
(17) V ₀ voltage regulator internal resistor ratio set	0	1	0	0	0	1	0	0	Re:	sistor	r ratio	Select internal resistor ratio(Rb/Ra) mode
(18) Electronic volume mode set Electronic volume	0	1	0	1	0	0	0	0	0	0	1	Set the V ₀ output voltage
register set				0	0	E	lectro	onic v	/olun	ne va	lue	electionic volume register
(19) Static indicator ON/OFF				1	0	1	0	1	1	0	0	0: OFF, 1: ON
Static indicator register set	U	1	U	0	0	0	0	0	0	0	Mode	Set the flashing mode
				1	1	1	1	1	0	0	0	select booster ratio
(20) Booster ratio set	0	1	0	0	0	0	0	0	0	ste	p-up	00: 2x,3x,4x 01: 5x
(21) Power save	0	1	0							Va	alue	Display OFF and display all
(22) NOP	0	1	0	1	1	1	0	0	0	1	1	Command for non-operation
(23) Test	0				. 1	•		*	*	*		Command for IC test. Do not
(20) Test	0											use this command



Instruction Description

1. Display ON/OFF

This command turns the display ON and OFF.

	E	R/W	5.5								
A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	DO	Setting
0	1	0	1	0	1	0	1	1	1	1	Display ON Display OFF

When the display OFF command is executed when in the display all points ON mode, power saver mode is entered. See the section on the power saver for details.

2. Display Start Line Set

This command is used to specify the display start line address of the display data RAM shown in Figure 4. For further details see the explanation of this function in "The Line Address Circuit".

	E	R/W	1								
A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Line address
0	1	0	0	1	0	0 0	0 0	0	0	0 1	0 1
					0	0	0	10	1	0	2 ↓
					1 1	1 1	1 1	1 1	1 1	0 1	62 63

3. Page Address Set

This command specifies the page address corresponding to the low address when the MPU accesses the display data RAM (see Figure 4). Specifying the page address and column address enables to access a desired bit of the display data RAM. Changing the page address does not accompany a change in the status display.

	Е	R/W	-								
A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Page address
0	1	0	1	0	1	1	0	0	0	0	0
			-55415				0	0	0	1	1
							0	0	1	0	2
											1
							0	1	1	1	7
							1	0	0	0	8

4. Column Address Set

This command specifies the column address of the display data RAM shown in Figure 4. The column address is split into two sections (the higher 4 bits and the lower 4 bits) when it is set (fundamentally, set continuously). Each time the display data RAM is accessed, the column address automatically increments (+1), making it possible for the MPU to continuously read from/write to the display data. The column address increment is topped at 83H. This does not change the page address continuously. See the function explanation in "The Column Address Circuit," for details.

	CT.	Ε	R/W	Î															T.	
	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	A7	A6	A5	A4	A3	A2	A1	A0	address
High bits →	0	1	0	0	0	0	1	A7	A6	A5	A4	0	0	Ö	0	Ö	Ö	0	0	0
Low bits -7							U	A3	AZ	A1	AU	0	0	0	0	10	0	1	0	2 1
	1.5											1	0	0 0	0 0	0	0	1 1	0 1	130 131



5. Status Read

A0	E /RI	R/W	D7	D6	D5	D4	D3	D2	D1	D0			
0	0	1	BUSY	ADC	ON/OFF	RESET	0	0	0	0			
BUS	Ŷ	BUSY = 1: it BUSY = 0: A fo	indicates f new comn r BUSY co	hat eith hand ca nditions	er process in be accep s.	ing is oc oted . if the	currir ne cy	ng int cle ti	terna ime (ally or a can be s	reset con atisfied, t	dition is in proce here is no need t	ss. o check
ADO	2	This shows th 0: Non 1: Rev (The A	ne relations mal (colum erse (colui DC comm	ship bet n addre nn add and swi	ween the o ess n ↔ St ress 131-n tches the p	olumn ao EG n) ↔ SEG polarity.)	ddres n)	is an	id the	e segme	nt driver.		
ON/O	FF	ON/OFF: indi 0: Disp 1: Disp (This c	icates the o blay ON blay OFF display ON	fisplay OFF co	ON/OFF st	ate. witches th	ne po	larity	(.)				
RESE	ET	This indicates reset comma 0: Ope 1: Res	s that the c nd. erating stat et in progr	hip is in e ess	the proces	s of initia	lizati	on e	ither	becaus	e of a /RE	S signal or beca	use of a

6. Display Data Write

This command writes 8-bit data to the specified display data RAM address. Since the column address is automatically incremented by "1" after the write, the MPU can write the display data.

	E	R/W	
A0	/RD	/WR	D7 D6 D5 D4 D3 D2 D1 D0
1	1	0	Write data

7. Display Data Read

This command reads 8-bit data from the specified display data RAM address. Since the column address is automatically incremented by "1" after the read, the CPU can continuously read multiple-word data. One dummy read is required immediately after the column address has been set. See the function explanation in "Display Data RAM" for the explanation of accessing the internal registers. When the serial interface is used, reading of the display data becomes unavailable.

	Ε	R/W	
A0	/RD	/WR	D7 D6 D5 D4 D3 D2 D1 D0
1	0	1	Read data

8. ADC Select (Segment Driver Direction Select)

This command can reverse the correspondence between the display RAM data column address and the segment driver output. Thus, sequence of the segment driver output pins may be reversed by the command. See the column address circuit for the detail. Increment of the column address (by "1") accompanying the reading or writing the display data is done according to the column address indicated in Figure 4.

	Е	R/W									
A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	DO	Setting
0	1	0	1	0	1	0	0	0	0	0	Normal Reverse



9. Display Normal/Reverse

This command can reverse the lit and unlit display without overwriting the contents of the display data RAM. When this is done the display data RAM contents are maintained.

	Е	R/W									
A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Setting
0	1	0	1	0	1	0	0	1	1	0	RAM Data "H" LCD ON voltage (normal) RAM Data "L* LCD ON voltage (reverse)

10. Display All Points ON/OFF

This command makes it possible to force all display points ON regardless of the content of the display data RAM. The contents of the display data RAM are maintained when this is done. This command takes priority over the display normal/reverse command.

	Е	R/W									15
A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Setting
0	1	0	1	0	1	0	0	1	0	0 1	Normal display mode Display all points ON

When the display is in an OFF mode, executing the display all points ON command will place the display in power save mode. For details, see the Power Save section.

11. LCD Bias Set

This command selects the voltage bias ratio required for the liquid crystal display.

	Е	R/W									Select Status						
A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	1/65duty	1/49duty	1/33duty	1/55duty	1/53duty		
			1	0	1	0	0	0	1	0	1/9 bias	1/8 bias	1/6 bias	1/8 bias	1/8 bias		
U	12	U								1	1/7 bias	1/6 bias	1/5 bias	1/6 bias	1/6 bias		



12. Read/Modify/Write

This command is used paired with the "END" command. Once this command has been input, the display data read command does not change the column address, but only the display data write command increments (+1) the column address. This mode is maintained until the END command is input. When the END command is input, the column address returns to the address it was at when the read/modify/write command was entered. This function makes it possible to reduce the load on the MPU when there are repeating data changes in a specified display region, such as when there is a blanking cursor.

	Е	R/W								
A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	81	0	0	0	0	0

* Even in read/modify/write mode, other commands aside from display data read/write commands can also be used.



13. End

This command releases the read/modify/write mode, and returns the column address to the address it was at when the mode was entered.

	Ε	R/W								
A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	0	1	1	1	0



14. Reset

This command initializes the display start line, the column address, the page address, the common output mode, the Vo voltage regulator internal resistor ratio, the electronic volume, and the static indicator are reset, and the read/modify/write mode and test mode are released. There is no impact on the display data RAM. See the function explanation in "Reset" for details. The reset operation is performed after the reset command is entered.

	Е	R/W								
A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	0	0	0	1	0

The initialization when the power supply is applied must be done through applying a reset signal to the /RES terminal. The reset command must not be used instead.

15. Common Output Mode Select

This command can select the scan direction of the COM output terminal. For details, see the function explanation in "Common Output Mode Select Circuit."

	E	R/W											Sele	cted Mode		
A0	/RD	/WR	Di	7 D6	D5	D4	D3	D2	D1	D0		1/65duty	1/49duty	1/33duty	1/55duty	1/53duty
0	1	0	1	1	0	0	0	*	*	*	Normal Reverse	COMD-+COM63 COM63-+COMD	COM0→COM47 COM47→COM0	COMD→COM31 COM31→COMD	COMD→COM53 COM53→COM0	COM0→COM51 COM51→COM0

* Disabled bit

16. Power Controller Set

This command sets the power supply circuit functions. See the function explanation in "The Power Supply Circuit," for details

A0	E /RD	R/W /WR	D7	D6	D5	D4	D3	D2	D1	D0	Selected Mode
			0	0	1	0	1	0			Booster circuit: OFF Booster circuit: ON
0	1	0							0		Voltage regulator circuit: OFF Voltage regulator circuit: ON
		8								0	Voltage follower circuit: OFF Voltage follower circuit: ON

17. V0 Voltage Regulator Internal Resistor Ratio Set

This command sets the Vo voltage regulator internal resistor ratio. For details, see the function explanation is "The Voltage Regulator circuit " and table 11 .

A0	E /RD	R/W /WR	D7	D6	D5	D4	D3	D2	D1	D0	Rb/Ra Ratio
		3	0	0	1	0	0	0	0	0	Small
								0	1	0	
U	ang S	U						100	4	100	Ļ
								1	1	1	Large

18. The Electronic Volume (Double Byte Command)

This command makes it possible to adjust the brightness of the liquid crystal display by controlling the LCD drive voltage V0 through the output from the voltage regulator circuits of the internal liquid crystal power supply. This command is a two byte command used as a pair with the electronic volume mode set command and the electronic volume register set command, and both commands must be issued one after the other.



19. The Electronic Volume Mode Set

When this command is input, the electronic volume register set command becomes enabled. Once the electronic volume mode has been set, no other command except for the electronic volume register command can be used. Once the electronic volume register set command has been used to set data into the register, then the electronic volume mode is released.

	Е	R/W	ç							
A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	0	0	0	0	0	1

20. Electronic Volume Register Set

By using this command to set six bits of data to the electronic volume register, the liquid crystal drive voltage Vo assumes one of the 64 voltage levels.

When this command is input, the electronic volume mode is released after the electronic volume register has been set.

	Ε	R/W									
A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Vo
		- î	*	*	0	0	0	0	0	1	Small
			*		0	0	0	0	1	0	
		- 6 2	- *-	*	0	0	0	0	1	1	
U	1	U					1.1				4
			1. *	*	1	1	1	1	1	0	141926
			*	*	1	1	1	1	1	1	Large

* Inactive bit (set "0")

When the electronic volume function is not used, set this to (1, 0, 0, 0, 0, 0)

21. The Electronic Volume Register Set Sequence



22. Static Indicator (Double Byte Command)

This command controls the static drive system indicator display. The static indicator display is controlled by this command only, and is independent of other display control commands.

This is used when one of the static indicator liquid crystal drive electrodes is connected to the FR terminal, and the other is connected to the FRS terminal. A different pattern is recommended for the static indicator electrodes than for the dynamic drive electrodes. If the pattern is too close, it can result in deterioration of the liquid crystal and of the electrodes.

The static indicator ON command is a double byte command paired with the static indicator register set command, and thus one must execute one after the other. (The static indicator OFF command is a single byte command.)

23. Static Indicator ON/OFF

When the static indicator ON command is entered, the static indicator register set command is enabled. Once the static indicator ON command has been entered, no other command aside from the static indicator register set command can be used. This mode is cleared when data is set in the register by the static indicator register set command.

	E	R/W								1.5	
A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Static Indicator
0	1	0	1	0	1	0	1	1	0	0	OFF ON



24. Static Indicator Register Set

	Ε	R/W									
A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Indicator Display State
			*	*	*	*	*	*	0	0	OFF
									0	1	ON (blinking at approximately one second intervals)
18	45	0							1	0	ON (blinking at approximately 0.5 second intervals)
									1	1	ON (constantly on)

Disabled bit (set "0")

25. Static Indicator Register Set Sequence



26. Power Save (Compound Command)

When the display all points ON is performed while the display is in the OFF mode, the power saver mode is entered, thus greatly reducing power consumption.

The power saver mode has two different modes: the sleep mode and the standby mode. When the static indicator is OFF, it is the sleep mode that is entered. When the static indicator is ON, it is the standby mode that is entered.

In the sleep mode and in the standby mode, the display data is saved as is the operating mode that was in effect before the power saver mode was initiated, and the MPU is still able to access the display data RAM.

Refer to figure 28 for power save off sequence.



27. Sleep Mode

This stops all operations in the LCD display system, and as long as there are no accesses from the MPU, the consumption current is reduced to a value near the static current. The internal modes during sleep mode are as follows: The oscillator circuit and the LCD power supply circuit are halted.

2. All liquid crystal drive circuits are halted, and the segment in common drive outputs output a Vss level.



28. Standby Mode

The duty LCD display system operations are halted and only the static drive system for the indicator continues to operate, providing the minimum required consumption current for the static drive. The internal modes are in the following states during standby mode.

1 The LCD power supply circuits are halted. The oscillator circuit continues to operate.

2 The duty drive system liquid crystal drive circuits are halted and the segment and common driver outputs output a Vss level. The static drive system does not operate.

When a reset command is performed while in standby mode, the system enters sleep mode.

* When an external power supply is used, it is recommended that the functions of the external power supply circuit be stopped when the power saver mode is started. For example, when the various levels of liquid crystal drive voltage are provided by external resistive voltage dividers, it is recommended that a circuit be added in order to cut the electrical current flowing through the resistive voltage divider circuit when the power saver mode is in effect. The ST7565P series chips have a liquid crystal display blanking control terminal /DOF. This terminal enters an "L" state when the power saver mode is launched. Using the output of /DOF, it is possible to stop the function of an external power supply circuit.

* When the master is turned on, the oscillator circuit is operable immediately after the powering on.

29. The Booster Ratio (Double Byte Command)

This command makes it possible to select step-up ratio. It is used when the power control set have turn on the internal booster circuit. This command is a two byte command used as a pair with the booster ratio select mode set command and the booster ratio register set command, and both commands must be issued one after the other.

30. Booster Ratio Select Mode Set

When this command is input, the Booster ratio register set command becomes enabled. Once the booster ratio select mode has been set, no other command except for the booster ratio register command can be used. Once the booster ratio register set command has been used to set data into the register, then the booster ratio select mode is released.

A0	E /RD	R/W /WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	1	1	0	0	0

31. Booset Ratio Register Set

By using this command to set two bits of data to the booster ratio register, it can be select what kind of the booster ratio can be used.

When this command is input, the booster ratio select mode is released after the booster ratio register has been set.

A 0	E /RD	R/W /WR	D7	D6	D5	D4	D3	D2	D1	D0	Booster ratio select
_		-	×	*	*	*	*	*	0	0	2x,3x,4x
0	1	0	×	*		*	*	*	0	1	5x
			*	*	*	*	*	*	1	1	6x

* Inactive bit (set "0")

When the booster ratio select function is not used, set this to (0, 0) 2x,3x,4x step-up mode

32. The booster ratio Register Set Sequence





33. NOP

Non-Operation Command

	E	R/W								
A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	0	0	0	1	1

34. Test

This is a command for IC chip testing. Please do not use it. If the test command is used by accident, it can be cleared by applying a "L* signal to the /RES input by the reset command or by using an NOP.

	E	R/W								
A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	1 0	1	1	18	*

* Inactive bit

Note: The ST7565P maintain their operating modes until something happens to change them. Consequently, excessive external noise, etc., can change the internal modes of the ST7565P. Thus in the packaging and system design it is necessary to suppress the noise or take measure to prevent the noise from influencing the chip. Moreover, it is recommended that the operating modes be refreshed periodically to prevent the effects of unanticipated noise.



Application Example

1.1 6800 Series MPU



1.2





Inspection Standards:

The Appearance Inspection Criteria (Unit: mm)

0	Item		Criteria						
1	1.1 Dot Defect (Round Dirty spot, Black spot, Leak light spot, Polarize upside down) (Outside V.A will be Ignored)	$\Phi = (X+Y) /2$ If $\Phi \leq 0.10$, it will be ig (Concentrate definition: defect number over 5	imension $\Phi \leq 0.10$ $\phi \leq 0.20$ $\phi \leq 0.25$ gnored, But If the dia Entries) a	Acceptable Nu General Mo Ignor	not acceptable, nd is 5mm, the ween two dots	Minor Defect			
	1.2 Line Defect (Fiber, Glass and Polarizer scratch, Black line, Crack (Outside V.A will be Ignored)	 must ≥ 10mm (1) L is meaning that the longest of the line defect. (2) If there is line bend the total width of the ref (3) The distance between 	Length No limit $L \le 3.0$ $L \le 2.0$ - ling repeti petition line	Width $W \le 0.02$ $0.02 \le W \le 0.03$ $0.03 \le W \le 0.05$ $0.05 < W$ tion, please usetion, please usetion smust ≥ 10 mm	Acceptable Number Ignore 2 According to the Dot Criteria W to calculate				



2	2.1 Chip out	 Explain: (1) All of the Chip out couldn't in the Viewing Area (2) Chip out couldn't in the internal electrode line Code Name: (X: Crack Length; Y: Crack Width; Z: Crack thickness; A: LCD border length; W: The width electrode line; L: End length; T: The thickness of monolayer glass) 	
		2.1.1A Chip out in the surface(Crack in one side): X X Z	Minor Defect





	2.1.1 B Chip out in the surface(Crack in the	electrode	foot)			Mino r Defe
		У	X	Y	Z	Cl
	х / — X	>1/	/8A	≦ 0.3mm	≦1/2T	
		≦1	/8A	$\leq 1/2L$	≦T	
		≦1 且≦	/8A 2mm	≦L	$\leq 1/2T$	
	Z Y Y	The distander de should b	ce of ch	nip out and r than one	l electrode.	
	2.1.2 Chip out in the middle			Y 1/2		Mino r Defe ct
	2 Innann N Y	X ≦1/8A	Not in s Not in 1 of seal g	Y eal glue	$Z \leq 2T$ $Z \leq 1/2T$	



NO	Item	Criteria				
2	2.1 Chip out	2.1.4 Crack the electrode (including the electrode corner or side) $X Y Z$ $>1/8A \leq 1/5L \leq 1/2T$ $\leq 1/4W \leq 2/3L$	Minor Defect			
	Crack	(1) Around the seal glue is reject (2) The length of crack in the electrode longer than 0.5mm is reject.	Minor Defect			
	2.3 Cutting/ Breaking defect	2.3.1 Superabundance side X Y Z >1/8A $\leq 1/2T$ $I/2T \leq$ $Z \leq T$ 2.3.2 The side is not even Over the tolerance of engineering drawing is reject;	Minor Defect Minor			
3	3.1 Polarizer upside down	Polarizer more, less or wrong stick is reject	Major Defect			



3.2 Void in Polarizer Outside V.A will be Ignored)	$\Phi = (X+Y) /$ Note: Air bubble should be in the same color, or will as 1.1mm dot defect, should be larger than 10mm.	Dimension $\Phi \leq 0.20$ $0.20 \leq \Phi \leq 0.40$ $0.40 \leq \Phi$ and the distance between	Acceptable number Ignore 2 0 en the two dots	Minor Defect
3.3 Polarizer extrudes glass edge and in the viewing area is reject. shift from its position				

NO	Item	Criteria	Defect Definition
	3.5 Protective layer separated from polarizer	 (1) If the protective layer could be stick once again, it will be acceptable; but if it isn't, and the long side should less than 1/3 of polarizer length, short side should less than 1/2 of polarizer length. (2) Protective layer separated from polarizer lead to the polarizer is evident crack or dirty is reject. 	
4	Rainbow of backlight color	If it is evident has different color is reject or according to limited sample	Minor Defect
5	Different background color	One batch products have the different background color is reject or according to limited sample	Minor Defect
6	Contact Dot	Contact glue besides is reject	Minor



			Defect
7	End sealing	(1) Pressurize defect is reject	Major
		(2) End sealing in the viewing area is reject	Minor
		(3) Width less than 0.35mm is reject	Minor
		(4) There is liquid crystal and dirt in electrode line area and other ITO position is reject.	Minor Defect
		(5) There is air bubble in end sealing: need to keep $1/2$ end sealing width	Minor
		(6) End sealing in the viewing area is reject, frame heave no more than 1/3 frame width, frame thin no more than 1/2 frame width	Minor Defect
8	8.1 Pressurize quality	Pressurize defect is reject.	Major Defect
	8.2 End sealing bearing	End sealing bearing should be the same as engineering drawing, or reject.	Minor Defect
	8.3 Glue dirty	Reject	Minor Defect
	8.4 End sealing dimension	Over engineering drawing is reject, end sealing deflect and don't cover the hatch is reject	Minor Defect
	8.5 End sealing over permeate	Into viewing area is reject X: 1/3X The deepness of the seal	Minor Defect Minor Defect
9	PIN defect	 (1) The position of install pin should be according to engineering drawing; If it isn't note, the warp of middle of pin and middle of electrode should in 0.25mm (2) The thickness pin glue couldn't exceeds polarizer, and cover area couldn't cover polarizer 	Minor Defect



	 (3) Pin glue couldn't flow to PIN (4) Pin glue not enough: conduct electric pins should have glue in just and 	
	(4) Fin give not enough, conduct electric pins should have give in just and back sides, the less should cover the lowest of pin in back side. (5) The tolerance of PIN deflection should less than $\pm 5^{\circ}$ (Unless there's other prescribe, according to	
	engineering drawing)	

NO	Item	Criteria	Defect Definition
9	PIN defect	 (6) Pin crack couldn't lead to copper bareness (7) The surface of PIN couldn't be dirty or rusty (8) There's air bubble in PIN glue, but won't lead to break is acceptable (9) If the mode, number, length, bend angle, dimension of PIN won't according to engineering drawing is reject. (10) There couldn't have crimple or defile at PIN 	Minor Defect



10			
10	Printing ink print	(1) Print figure should according to engineering drawing, couldn't be wrong, lack, color wrong or not drying;	Major Defect
		(2) Color of printing ink have evident warp is reject or according to limited sample.	Minor Defect
		(3) The line of printing frame discontinuity or thickness different is reject	Minor Defect
		(4) The incline of line of printing frame should less than $\pm 1^{\circ}$	Minor Defect
		(5) Printing position excursion: according to engineering drawing to estimate; If the it isn't sign tolerance, it couldn't exceed ± 0.20 mm, and couldn't affect the display font.	Minor Defect
		(6) Printing line width estimation:	Minor Defect
		W:Design widthP:Actual printing width	
		$W \leq 0.40 \qquad W-P \leq 1/2W$	
		W>0.40 $ W-P \leq 0.20$	
		Note: If the engineering drawing has regulation, please according to it. (7) Printing pattern concave dot, protruding dot, pin hole estimation:	Minor Defect
		Dimension Acceptable number	
		Φ<0.10 Ignore	
		$0.10 < \Phi \le 0.25$ 2	
		$0.25 < \Phi$ 0	
		Note: The distance between the two dots should larger than 5mm. (8) Printing pattern have black dot, crack, please according to Dot and Line Defect Criteria	Minor Defect



	(8)Burred: Wave range should no more than 0.20mm	Minor Defect