#### **Power Transistors**

## **NPN Silicon DPAK For Surface Mount Applications**

Designed for high-gain audio amplifier applications.

#### **Features**

- High DC Current Gain
- Low Collector-Emitter Saturation Voltage
- High Current-Gain Bandwidth Product
- Epoxy Meets UL 94 V-0 @ 0.125 in
- NJV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

#### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Collector-Base Voltage	V <sub>CB</sub>	50	Vdc
Collector–Emitter Voltage	V <sub>CEO</sub>	50	Vdc
Emitter-Base Voltage	V <sub>EB</sub>	5	Vdc
Collector Current – Continuous	I <sub>C</sub>	2	Adc
Collector Current – Peak	I <sub>CM</sub>	3	Adc
Base Current	I <sub>B</sub>	0.4	Adc
Total Device Dissipation @ T <sub>C</sub> = 25°C Derate above 25°C	P <sub>D</sub>	15 0.1	W W/°C
Total Device Dissipation @ T <sub>A</sub> = 25°C* Derate above 25°C	P <sub>D</sub>	1.68 0.011	W W/°C
Operating and Storage Junction Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-65 to +175	°C
ESD – Human Body Model	НВМ	3B	V
ESD – Machine Model	MM	С	V


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.



#### ON Semiconductor®

www.onsemi.com

# SILICON POWER TRANSISTORS 2 AMPERES 50 VOLTS 15 WATTS





CASE 369C STYLE 1

#### **MARKING DIAGRAM**



A = Assembly Location

Y = Year WW = Work Week G = Pb-Free Device

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NJD2873T4G	DPAK (Pb-Free)	2,500 Units / Reel
NJVNJD2873T4G	DPAK (Pb-Free)	2,500 Units / Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance Junction-to-Case Junction-to-Ambient (Note 1)	$egin{array}{c} {\sf R}_{ heta {\sf JC}} \ {\sf R}_{ heta {\sf JA}} \end{array}$	10 89.3	°C/W

<sup>1.</sup> These ratings are applicable when surface mounted on the minimum pad sizes recommended.

#### **ELECTRICAL CHARACTERISTICS** ( $T_C = 25$ °C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector–Emitter Sustaining Voltage (Note 2) $(I_C = 10 \text{ mAdc}, I_B = 0)$	V <sub>CEO(sus)</sub>	50	-	Vdc
Collector Cutoff Current (V <sub>CB</sub> = 50 Vdc, I <sub>E</sub> = 0)	I <sub>CBO</sub>	-	100	nAdc
Emitter Cutoff Current (V <sub>BE</sub> = 5 Vdc, I <sub>C</sub> = 0)	I <sub>EBO</sub>	-	100	nAdc
ON CHARACTERISTICS		<u> </u>		
DC Current Gain (Note 2) $ \begin{array}{l} (I_C = 0.5 \text{ A, V}_{CE} = 2 \text{ V}) \\ (I_C = 2 \text{ Adc, V}_{CE} = 2 \text{ Vdc}) \\ (I_C = 0.75 \text{ Adc, V}_{CE} = 1.6 \text{ Vdc, } -40^{\circ}\text{C} \leq T_J \leq 150^{\circ}\text{C}) \end{array} $	h <sub>FE</sub>	120 40 80	360 - 360	-
Collector–Emitter Saturation Voltage (Note 2) (I <sub>C</sub> = 1 A, I <sub>B</sub> = 0.05 A)	V <sub>CE(sat)</sub>	-	0.3	Vdc
Base–Emitter Saturation Voltage (Note 2) (I <sub>C</sub> = 1 A, I <sub>B</sub> = 0.05 Adc)	V <sub>BE(sat)</sub>	-	1.2	Vdc
Base–Emitter On Voltage (Note 2) $ \begin{aligned} &(I_C=1 \text{ Adc, } V_{CE}=2 \text{ Vdc)} \\ &(I_C=0.75 \text{ Adc, } V_{CE}=1.6 \text{ Vdc, } -40^{\circ}\text{C} \leq \text{T}_\text{J} \leq 150^{\circ}\text{C}) \end{aligned} $	V <sub>BE(on)</sub>	- -	1.2 0.95	Vdc
DYNAMIC CHARACTERISTICS				
Current–Gain – Bandwidth Product (Note 3) ( $I_C = 100 \text{ mAdc}$ , $V_{CE} = 10 \text{ Vdc}$ , $f_{test} = 10 \text{ MHz}$ )	f <sub>T</sub>	65	_	MHz
Output Capacitance (V <sub>CB</sub> = 10 Vdc, I <sub>E</sub> = 0, f = 0.1 MHz)	C <sub>ob</sub>	-	80	pF

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

2. Pulse Test: Pulse Width = 300  $\mu$ s, Duty Cycle  $\approx$  2%.

3.  $f_T = |h_{fe}| \bullet f_{test}$ .

#### TYPICAL CHARACTERISTICS




Figure 1. Power Derating




Figure 2. DC Current Gain

Figure 3. Collector-Emitter Saturation Voltage





Figure 4. Base-Emitter Saturation Voltage

Figure 5. Base-Emitter Voltage






Figure 8. Saturation Region

Figure 9. Capacitance





Figure 10. Thermal Response





**DATE 31 MAY 2023** 







- DIMENSIONING AND TOLERANCING ASME Y14.5M, 1994. CONTROLLING DIMENSION: INCHES
- THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS 63,
- L3. AND Z. L3, AND Z.

  DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH,
  PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR
  GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
  DIMENSIONS D AND E ARE DETERMINED AT THE
  OUTERMOST EXTREMES OF THE PLASTIC BODY.
  DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.
  DETININAL MOLD ESCALUES.

- OPTIONAL MOLD FEATURE.

DIM	INCHES		CHES MILLIMETERS	
MIM	MIN.	MAX.	MIN.	MAX.
Α	0.086	0.094	2.18	2.38
A1	0.000	0.005	0.00	0.13
b	0.025	0.035	0.63	0.89
b2	0.028	0.045	0.72	1.14
b3	0.180	0.215	4.57	5.46
C	0.018	0.024	0.46	0.61
c2	0.018	0.024	0.46	0.61
D	0.235	0.245	5.97	6.22
E	0.250	0.265	6.35	6.73
e	0.090 BSC		2.29 BSC	
Н	0.370	0.410	9.40	10.41
L	0.055	0.070	1.40	1.78
L1	0.114 REF		2.90	REF
L2	0.020 BSC		0.51 BSC	
L3	0.035	0.050	0.89	1.27
L4		0.040		1.01
Z	0.155		3.93	






BOTTOM VIEW


BOTTOM VIEW ALTERNATE CONSTRUCTIONS

5.80 [0.228] 6.20 [0.244] 2.58 3.00 [0.102] [0.118] 1.60 [0.063] 6.17 [0.243]



DETAIL A ROTATED 90° CW

**GENERIC MARKING DIAGRAM\*** 



XXXXXX	= Device Code
Α	= Assembly Location
L	= Wafer Lot
Υ	= Year
WW	= Work Week
G	= Pb-Free Package

\*This information is generic. Please refer to

\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DUWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

3 FMITTER

4. COLLECTOR

s

3 GATE

RECOMMENDED MOUNTING FOOTPRINT\*

STYLE 1: STYLE 2: PIN 1. BASE PIN 1. GATE 2. COLLECTOR 2. DRAIL 3. EMITTER 3. SOUF 4. COLLECTOR 4. DRAIL	N 2. CATHODE RCE 3. ANODE	3. GATE	STYLE 5: PIN 1. GATE 2. ANODE 3. CATHODE 4. ANODE
--	------------------------------	---------	---

STYLE 7: PIN 1. GATE 2. COLLECTOR STYLE 6: STYLE 8: STYLE 9: STYLE 10: PIN 1. MT1 2. MT2 PIN 1. N/C 2. CATHODE 3. ANODE PIN 1. ANODE 2. CATHODE

4. CATHODE

device data sheet for actual part marking. PIN 1. CATHODE 2. ANODE 3. CATHODE Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may 3 RESISTOR ADJUST not follow the Generic Marking. 4. ANODE

DOCUMENT NUMBER:	98AON10527D	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	DPAK (SINGLE GAUGE)		PAGE 1 OF 1

4. CATHODE

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales