









SLUS928B-MARCH 2009-REVISED JULY 2016

bq3060

bq3060 SBS 1.1-Compliant Gas Gauge and Protection With CEDV

Features

- Advanced CEDV (Compensated End-of-Discharge Voltage) Gauging
- Fully Integrated 2, 3, and 4 Series Li-lon or Li-Polymer Cell Battery Pack Manager
- 8-Bit RISC CPU With Ultra-Low Power Modes
- Full Array of Programmable Protection Features
 - Voltage, Current, and Temperature
- SHA-1 Authentication
- Flexible Memory Architecture With Integrated Flash Memory
- Supports Two-Wire SMBus v1.1 Interface With High-speed 400kHz Programming Option
- P-CH High Side Protection FET Drive
- Low Power Consumption Sleep Mode: < 69 μA
- High-Accuracy Analog Front End With Two Independent ADCs
 - High-Resolution, 15~22-bit Integrator for Coulomb Counting
 - 16-Bit Delta-Sigma ADC With a 16-Channel Multiplexer for Voltage, Current, and **Temperature**
- Ultra Compact Package: 24-Pin TSSOP PW

Applications

- Netbook and Notebook PCs
- Medical and Test Equipment
- Portable Instruments

3 Description

The Texas Instruments bq3060 Battery Manager is a fully integrated, single-chip, pack-based solution that provides a rich array of features for gas gauging, protection, and authentication for 2, 3, or 4 series cell Li-Ion battery packs. With a footprint of merely 7.8 mm × 6.4 mm in a compact 24-pin TSSOP package, the bq3060 maximizes functionality and safety while dramatically cutting the solution cost and size for smart batteries.

its integrated high-performance peripherals, the bg3060 measures and maintains an accurate record of available capacity, voltage, current, temperature, and other critical parameters in Li-lon or Li-Polymer batteries, and reports the information to the system host controller over an SMBus 1.1-compatible interface.


The bq3060 provides software-first level and second level safety protection on overvoltage, undervoltage, overtemperature, and overcharge, as well as hardware-overcurrent in discharge, short circuit in charge, and discharge protection.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
bq3060	TSSOP (24)	4.4 mm × 7.8 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

System Partitioning Diagram





Ta	h	ما	Λf	Co	nte	nto
ı a	v	ıc	VI.	CU	HILE	

1	Features 1	7	Detailed Description	11
2	Applications 1		7.1 Feature Description	11
3	Description 1		7.2 Device Functional Modes	13
4	Revision History2	8	Device and Documentation Support	14
5	Pin Configuration and Functions3		8.1 Documentation Support	14
6	Specifications4		8.2 Receiving Notification of Documentation Updates	14
•	6.1 Absolute Maximum Ratings 4		8.3 Community Resources	14
	6.2 ESD Ratings		8.4 Trademarks	14
	6.3 Recommended Operating Conditions		8.5 Electrostatic Discharge Caution	14
	6.4 Thermal Information		8.6 Glossary	14
	6.5 Electrical Characteristics	9	Mechanical, Packaging, and Orderable Information	14


4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision A (November 2009) to Revision B	Page
•	Added ESD Ratings table, Feature Description section, Device Functional Modes, section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
<u>.</u>	Changed Device From: Production To: NRND	1
CI	hanges from Original (March 2009) to Revision A	Page
•	Changed Device From: Product Preview To: Production	1



5 Pin Configuration and Functions



Pin Functions

PIN I/O			PERCEINTION	
		1/0	DESCRIPTION	
BAT	1	Р	Power input from battery	
DSG	2	0	P-CH FET Drive controlling discharge	
VC1	3	IA	Sense voltage input terminal and external cell balancing drive output for most positive cell, and battery stack measurement input.	
VC2	4	IA	Sense voltage input terminal and external cell balancing drive output for second most positive cell.	
VC3	5	IA	Sense voltage input terminal and external cell balancing drive output for third most positive cell.	
VC4	6	IA	Sense voltage input terminal and external cell balancing drive output for least positive cell.	
SRP	7	IA	Analog input pin connected to the internal coulomb-counter peripheral for integrating a small voltage between SRP and SRN where SRP is the top of the sense resistor.	
SRN	8	IA	Analog input pin connected to the internal coulomb-counter peripheral for integrating a small voltage between SRP and SRN where SRN is the bottom of the sense resistor.	
TS1	9	I/O,IA	Thermistor input TS1	
TS2	10	I/O,IA	Thermistor input TS2	
NC	11	_	Keep this pin floating	
NC	12	_	Keep this pin floating	
NC	13	_	Keep this pin floating	
SMBD	14	I/OD	SMBus data pin	
NC	15	_	Keep this pin floating	
SMBC	16	I/OD	SMBus clock pin	
PRES	17	I/OD	Active low input to sense system insertion and typically requires additional ESD protection	
RBI	18	Р	RAM backup pin to provide backup potential to the internal DATA RAM if power is momentarily lost by using a capacitor attached between RBI and VSS	
VSS	19	Р	Device ground	
REG27	20	Р	Internal power supply 2.7V bias output	
FUSE	21	I/OD	Push-pull fuse drive and secondary protector activation input sensing	
ZVCHG	22	0	P-CH precharge FET Drive controlling pre-charge and zero-volt charge	
CHG	23	0	P-CH FET Drive controlling charge	
PACK	24	Р	PACK positive terminal and alternative power source	

Copyright © 2009–2016, Texas Instruments Incorporated



6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V_{MAX}	Supply voltage range	PACK w.r.t. Vss	-0.3	34	٧
		VC1, BAT	V _{VC2} -0.3	V _{VC2} +8.5 or 34, whichever is lower	٧
		VC2	V _{VC3} –0.3	V _{VC3} +8.5	٧
	Input voltage	VC3	V _{VC4} –0.3	V _{VC4} +8.5	٧
V_{IN}	range	VC4	V _{SRP} -0.3	V _{SRP} +8.5	٧
V _{IN}		SRP, SRN	-0.3	V _{REG27}	٧
		SMBD, SMBC	-0.3	6	٧
		TS1, TS2, /PRES	-0.3	$V_{REG27} + 0.3$	٧
M	Output voltage	CHG, DSG, ZVCHG, FUSE	-0.3	BAT	٧
V_O	range	RBI, REG27	-0.3	2.75	V
I _{SS}	range RBI, REG27 Maximum combined sink current for input pins			50	mA
T _{FUNC}	Functional temperature		-40	110	°C
T _{STG}	Storage tempera	ture	-65	150	°C

⁽¹⁾ Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions. Pins listed as ±2000 V may actually have higher performance.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	TYP	MAX	UNIT
	Complement	PACK			25	V
	Supply voltage	BAT	3.8		V _{VC2} +5	V
V _{STARTUP}		Start up voltage at PACK		5.2	5.5	٧
V _{shutdown}		VPACK or VBAT, whichever is higher	3	3.2	3.3	٧
	Input voltage range	VC1, BAT	V_{VC2}		V _{VC2} +5	
		VC2	V _{VC3}		V _{VC3} +5	
		VC3	V _{VC4}		V _{VC4} +5	V
V _{IN}		VC4	V_{SRP}		V _{SRP} +5	V
		VCn - VC(n+1), (n=1, 2, 3, 4)	0		5	
		PACK			25	
		SRP to SRN	-0.3		1	٧
C _{REG27}	External 2.7V REG capacitor		1			μF
T _{OPR}	Operating temperature		-40		85	°C

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions. Pins listed as ±500 V may actually have higher performance.



6.4 Thermal Information

		bq3060	
	THERMAL METRIC ⁽¹⁾	PW (TSSOP)	UNIT
		24 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	83.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	16.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	39.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	38.8	°C/W
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	_	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

Typical values stated where $T_A = 25^{\circ}\text{C}$ and VBAT = VPACK = 14.4 V, Minimum/Maximum values stated where $T_A = -40^{\circ}\text{C}$ to 85°C and VBAT = VPACK = 3.8 V to 25 V (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
GENERAL P	JRPOSE I/O					
V _{IH}	High-level input voltage	/PRES, SMBD, SMBC, TS1, TS2	2			V
V _{IL}	Low-level input voltage	/PRES, SMBD, SMBC, TS1, TS2			0.8	V
V _{OH}	Output voltage high	/PRES, SMBD, SMBC, TS1, TS2, $I_L = -0.5$ mA	V _{REG27} -0.5			V
V	High lavel free autout	V _{BAT} = 3.8 V to 9 V, C _L = 1 nF	3	V _{BAT} -0.3	8.6	V
V _{OH(FUSE)}	High level fuse output	V _{BAT} = 9 V to 25 V, C _L = 1nF	7.5	8	9	
t _{R(FUSE)}	FUSE output rise time	$C_L = 1 \text{ nF},$ $V_{OH(FUSE)} = 0 \text{ V to 5 V}$			10	μS
Z _{O(FUSE)}	FUSE output impedance			2	6	kΩ
V _{FUSE_DET}	FUSE detect input voltage		0.8	2	3.2	V
V _{OL}	Low-level output voltage	/PRES, SMBD, SMBC, TS1, TS2, $I_L = 7 \text{ mA}$			0.4	V
C _{IN}	Input capacitance			5		pF
I _{lkg}	Input leakage current	/PRES, SMBD, SMBC, TS1, TS2 SMBD and SMBC pull-down disabled			1	μА
R _{PD(SMBx)}	SMBD and SMBC pull-down	$T_A = -40$ °C to 100°C	600	950	1300	kΩ
R _{PAD}	Pad resistance	TS1, TS2		87	110	Ω
SUPPLY CUF	RRENT				·	
I _{CC}	Normal mode	Firmware running, no flash writes		441		μА
		Discharge FET ON, Charge FET ON ([NR]=1, [NRCHG]=1)		69		
I _{SLEEP}	Sleep mode	Discharge FET ON, Charge FET OFF ([NR]=1, [NRCHG]=0)		66		μΑ
		Discharge FET OFF, Charge FET OFF ([NR]=0, System not present)		61		
I _{SHUTDOWN}	Shutdown mode	$T_A = -40^{\circ}\text{C to } 110^{\circ}\text{C}$		0.5	1	μΑ
REG27 POW	ER ON RESET					
V _{REG27IT}	Negative-going voltage input	At REG27	2.22	2.35	2.34	V
V _{REG27IT+}	Positive-going voltage input	At REG27	2.25	2.5	2.6	٧
NTERNAL L	DO					
V _{REG}	Regulator output voltage	$I_{REG27} = 10 \text{ mA}; T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$	2.5	2.7	2.75	V
$\Delta V_{(REGTEMP)}$	Regulator output change with temperature	$I_{REG} = 10 \text{ mA}; T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$		±0.5%		
$\Delta V_{(REGLINE)}$	Line regulation	I _{REG} = 10 mA		±2	±4	mV
$\Delta V_{(REGLOAD)}$	Load regulation	I _{REG} = 0.2 to 10 mA		±20	±40	mV

Copyright © 2009–2016, Texas Instruments Incorporated



Typical values stated where $T_A = 25^{\circ}C$ and VBAT = VPACK = 14.4 V, Minimum/Maximum values stated where $T_A = -40^{\circ}C$ to 85°C and VBAT = VPACK = 3.8 V to 25 V (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
I _(REGMAX)	Current limit		25		50	mA
SRx WAKE	FROM SLEEP					
		V _{WAKE} = 1.2 mV	0.2	1.2	2	mV
V _{WAKE_ACR}	A a suma sur of M	V _{WAKE} = 2.4 mV	0.4	2.4	3.6	
	Accuracy of V _{WAKE}	V _{WAKE} = 5 mV	2	5	6.8	
		V _{WAKE} = 10 mV	5.3	10	13	
V _{WAKE_TCO}	Temperature drift of VWAKE accuracy			0.5		%/°C
t _{WAKE}	Time from application of current and wake of bq3060			0.2	1	ms
COULOMB	COUNTER					
	Input voltage range		-0.20		0.25	٧
	Conversion time	Single conversion		250		ms
	Effective resolution	Single conversion	15			Bits
	Integral nonlinearity	$T_A = -25$ °C to 85°C		±0.007	±0.034	%FSR
	Offset error (1)	$T_A = -25$ °C to 85°C		10		μV
	Offset error drift			0.3	0.5	μV/°C
	Full-scale error ⁽²⁾		-0.8%	0.2%	0.8%	
	Full-scale error drift				150	PPM/°C
	Effective input resistance		2.5			ΜΩ
ADC						
	Input voltage range		-0.2		0.8×V _{RE} G27	V
	Conversion time			31.5		ms
	Resolution (no missing codes)		16			Bits
	Effective resolution		14	15		Bits
	Integral nonlinearity				±0.020	%FSR
	Offset error (3)			70	160	MμV
	Offset error drift			1		μV/°C
	Full-scale error	V _{IN} = 1 V	-0.8%	±0.2%	0.4%	
	Full -scale error drift				150	PPM/°C
	Effective input resistance		8			ΜΩ
EXTERNAL	CELL BALANCE DRIVE					
		Cell balance ON for VC1, VCi-VCi+1 = 4 V, where $i = 1 \sim 4$		5.7		
D	Internal pull-down resistance	Cell balance ON for VC2, VCi-VCi+1 = 4 V, where = i = 1~4		3.7		1:0
R _{BAL_drive}	for external cell balance	Cell balance ON for VC3, VCi-VCi+1 = 4 V, where = i = 1~4		1.75		kΩ
		Cell balance ON for VC4, VCi-VCi+1 = 4 V, where = i = 1~4		0.85		
CELL VOLTA	AGE MONITOR					•
	CELL Voltage Measurement	$T_A = -10$ °C to 60°C		±10	±20	
	Accuracy (4)	T _A = -40°C to 85°C		±10	±35	mV

⁽¹⁾ Post Calibration Performance

⁽²⁾ Uncalibrated performance. This gain error can be eliminated with external calibration.

³⁾ Channel to channel offset

⁽⁴⁾ This is the performance expected for non-calibrated device.



Typical values stated where $T_A = 25$ °C and VBAT = VPACK = 14.4 V, Minimum/Maximum values stated where $T_A = -40$ °C to 85°C and VBAT = VPACK = 3.8 V to 25 V (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
INTERNAL T	EMPERATURE SENSOR					
$T_{(TEMP)}$	Temperature sensor accuracy			±3%		°C
THERMISTO SUPPORT	R MEASUREMENT					
R _{ERR}	Internal resistor drift			-230		ppm/°C
R	Internal resistor	TS1, TS2		17	20	kΩ
INTERNAL T	HERMAL SHUTDOWN ⁽⁵⁾					
T _{MAX}	Maximum REG27 temperature		125		175	°C
T _{RECOVER}	Recovery hysteresis temperature			10		°C
HIGH FREQU	JENCY OSCILLATOR					
f _(OSC)	Operating frequency of CPU clock			2.097		MHz
4	Fraguency array(6)	$T_A = -20$ °C to 70°C	-2%	±0.25%	2%	
$f_{(EIO)}$	Frequency error ⁽⁶⁾	$T_A = -40$ °C to 85°C	-3%	±0.25%	3%	
t _(SXO)	Start-up time ⁽⁷⁾	$T_A = -25$ °C to 85°C		3	6	ms
LOW FREQU	ENCY OSCILLATOR					
f _(LOSC)	Operating frequency			32.768		MHz
	Гио жило може и (6)	$T_A = -20$ °C to 70°C	-1.5%	±0.25%	1.5%	
f _(LEIO)	Frequency error ⁽⁶⁾	$T_A = -40$ °C to 85°C	-2.5%	±0.25%	2.5%	
t _(LSXO)	Start-up time ⁽⁸⁾	$T_A = -25$ °C to 85°C			100	ms
FLASH ⁽⁹⁾						
	Data retention		10			Years
	Flash programming write- cycles		20k			Cycles
t _(ROWPROG)	Row programming time				2	ms
$t_{(MASSERASE)}$	Mass-erase time				250	ms
t _(PAGEERASE)	Page-erase time				25	ms
I _{CC(PROG)}	Flash-write supply current			4	6	mA
I _{CC(ERASE)}	Flash-erase supply current	TA = -40°C to 0°C $T_A = 0$ °C to 85°C		8	22 15	mA
RAM BACKU	ID	1A = 0 0 to 05 0		<u> </u>	10	
TAM BAOKS	RBI data-retention input	V _{RBI} > V _{(RBI)MIN} , V _{REG27} < V _{REG27IT} -, T _A = 70°C to 110°C		20	1500	
I _(RBI)	current	$V_{RBI} > V_{(RBI)MIN}$, $V_{REG27} < V_{REG27IT}$, $T_A = -40^{\circ}C$ to $70^{\circ}C$			500	nA
V _(RBI)	RBI data-retention voltage (9)		1			V
	ROTECTION THRESHOLDS	-	*			
V	OCD detection threshold	RSNS = 0; RSNS is set in STATE_CTL register	50		200	
$V_{(OCD)}$	voltage range, typical	RSNS = 1; RSNS is set in STATE_CTL register	25		100	mV

Parameters assured by design. Not production tested.

The frequency drift is included and measured from the trimmed frequency at VBAT = VPACK = 14.4 V, $T_A = 25^{\circ}\text{C}$ The startup time is defined as the time it takes for the oscillator output frequency to be $\pm 3\%$ when the device is already powered. (7)

The startup time is defined as the time it takes for the oscillator output frequency to be ±3%.

Specified by design. Not production tested



Typical values stated where $T_A = 25^{\circ}C$ and VBAT = VPACK = 14.4 V, Minimum/Maximum values stated where $T_A = -40^{\circ}C$ to 85°C and VBAT = VPACK = 3.8 V to 25 V (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT		
$\Delta V_{(OCDT)}$	OCD detection threshold	RSNS = 0; RSNS is set in STATE_CTL register		10		m\/		
	voltage program step	RSNS = 1; RSNS is set in STATE_CTL register		5		mV		
V _(SCCT)	SCC detection threshold	RSNS = 0; RSNS is set in STATE_CTL register	-100		-300	mV		
	voltage range, typical	RSNS = 1; RSNS is set in STATE_CTL register	-50		-225			
$\Delta V_{(SCCT)}$	SCC detection threshold	RSNS = 0; RSNS is set in STATE_CTL register		-50		mV		
	voltage program step	RSNS = 1; RSNS is set in STATE_CTL register		-25				
Vicent	SCD detection threshold	RSNS = 0; RSNS is set in STATE_CTL register	100		450	m\/		
$V_{(SCDT)}$	voltage range, typical	RSNS = 1; RSNS is set in STATE_CTL register	50		225	mV		
$\Delta V_{(SCDT)}$	SCD detection threshold	RSNS = 0; RSNS is set in STATE_CTL register		50		mV		
	voltage program step	RSNS = 1; RSNS is set in STATE_CTL register		25		mv		
$V_{(OFFSET)}$	SCD, SCC and OCD offset		-10		10	mV		
$V_{(Scale_Err)}$	SCD, SCC and OCD scale error		-10%		10%			
CURRENT PI	ROTECTION TIMING							
$t_{(OCDD)}$	Overcurrent in discharge delay		1		31	ms		
t(OCDD_STEP)	OCDD step options			2		ms		
+	Short circuit in discharge	AFE.STATE_CNTL[SCDDx2] = 0	0		915			
t(SCDD)	delay	AFE.STATE_CNTL[SCDDx2] = 1	0		1830	μs		
	CODD stan antique	AFE.STATE_CNTL[SCDDx2] = 0		61				
t(SCDD_STEP)	SCDD step options	AFE.STATE_CNTL[SCDDx2] = 1		122		μs		
t _(SCCD)	Short circuit in charge delay		0		915	μs		
t _(SCCD_STEP)	SCCD step options			61		μs		
$t_{(DETECT)}$	Current fault detect time	$V_{SRP-SRN} = V_{THRESH} + 12.5 \text{ mV},$ $T_A = -40^{\circ}\text{C}$ to 85°C		35	160	μs		
t _{ACC}	Overcurrent and short circuit	Accuracy of typical delay time with WDI active	-20%		20%			
	delay time accuracy	Accuracy of typical delay time with no WDI input	-50%		50%			
P-CH FET DF	RIVE							
V _{O(FETON)}	Output voltage, charge and	$V_{O(FETONDSG)} = V_{(BAT)} - V_{(DSG)}, R_{GS} = 1M\Omega, T_A = -40^{\circ}C \text{ to } 110^{\circ}C, BAT = 20 V_{(10)}$		15	18	V		
	discharge FETs on	$ \begin{array}{c} V_{O(FETONCHG)} = V_{(PACK)} - V_{(CHG)}, \ R_{GS} = 1 M \Omega, \\ T_A = -40 ^{\circ} C \ to \ 110 ^{\circ} C, \ PACK = 20 \ V^{(10)} \end{array} $	12	15	18	v		
V	Output voltage, charge and	$V_{O(FETOFFDSG)} = V_{(BAT)} - V_{(DSG)},$ $T_A = -40$ °C to 110°C, BAT = 16 V			0.2	V		
V _{O(FETOFF)}	discharge FETs off	V _{O(FETOFFCHG)} = V _(PACK) -V _(CHG) , T _A = -40°C to 110°C, PACK = 16 V			0.2	V		
t _r	Diag time	C _L = 4700 pF; V _{DSG} : 10% to 90%		70	200	,		
	Rise time	C _L = 4700 pF; V _{CHG} : 10% to 90%		70	200	μs		

(10) For a VBAT or VPACK input range of 3.8 V to 25 V, MIN $V_{O(FETON)}$ voltage is 12 V or $V_{(BAT)}$ -1 V, whichever is less.



Typical values stated where $T_A = 25$ °C and VBAT = VPACK = 14.4 V, Minimum/Maximum values stated where $T_A = -40$ °C to 85°C and VBAT = VPACK = 3.8 V to 25 V (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
	E 11.0	C _L = 4700 pF; V _{DSG} : 10% to 90%		70	200	
t _f Fall time		C _L = 4700 pF; V _{CHG} : 10% to 90%		70	200	μs
PRE-CHARG	E/ZVCHG FET DRIVE				1	
V _(PreCHGON)	V _{O(PreCHGON)} = V _(PACK) -V _(ZVCHG) , pre-charge FET on ⁽¹¹⁾	R_{GS} =1 M Ω , T_A = -40°C to 110°C	12	15	18	٧
V _(PreCHGOFF)	Output voltage, pre-charge FET off ⁽¹¹⁾	R_{GS} =1 M Ω , T_A = -40°C to 110°C			VBAT-0.	٧
t _r	Rise time	$C_L = 4700 \text{ pF}, R_G = 5.1 \text{ k}\Omega, V_{ZVCHG}$: 10% to 90%		80	200	μs
t _f	Fall time	C_L = 4700 pF, R_G = 5.1 k Ω , V_{ZVCHG} : 90% to 10%		1.7		ms
SMBus						
f _{SMB}	SMBus operating frequency	Slave mode, SMBC 50% duty cycle	10		100	kHz
f _{MAS}	SMBus master clock frequency	Master mode, no clock low slave extend		51.2		kHz
t _{BUF}	Bus free time between start and stop		4.7			μs
t _{HD:STA}	Hold time after (repeated) start		4			μs
t _{SU:STA}	Repeated start setup time		4.7			μs
t _{SU:STO}	Stop setup time		4			μs
t	Data hold time	Receive mode	0			ne
t _{HD:DAT}	Data Hold time	Transmit mode	300			ns
t _{SU:DAT}	Data setup time		250			ns
t _{TIMEOUT}	Error signal/detect	See (12)	25		35	ms
t_{LOW}	Clock low period		4.7			μs
t _{HIGH}	Clock high period	See ⁽¹³⁾	4		50	μs
t _{LOW:SEXT}	Cumulative clock low slave extend time	See ⁽¹⁴⁾			10	ms
t _{LOW:MEXT}	Cumulative clock low master extend time	See ⁽¹⁵⁾			300	ns
t _F	Clock/data fall time	See (16)			300	ns
t _R	Clock/data rise time	See ⁽¹⁷⁾			1000	ns
SMBus XL						
f _{SMBXL}	SMBus XL operating frequency	Slave mode	40		400	kHz
t _{BUF}	Bus free time between start and stop		4.7			μs
t _{HD:STA}	Hold time after (repeated) start		4			μs
t _{SU:STA}	Repeated start setup time		4.7			μs
t _{SU:STO}	Stop setup time		4			μs

- $(11) \ \ \text{For a VBAT or VPACK input range of 3.8 V to 25 } \\ \text{V, MIN V}_{(PreCHGON)} \ \text{voltage is 12 V or V}_{(BAT)} \\ -1 \\ \text{V, whichever is less.}$
- (12) The bq3060 times out when any clock low exceeds t_{TIMEOUT}
 (13) t_{HIGH}, Max, is the minimum bus idle time. SMBC = SMBD = 1 for t > 50 μs causes reset of any transaction involving bq3060 that is in progress. This specification is valid when the NC_SMB control bit remains in the default cleared state (CLK[0]=0). If NC_SMB is set then the timeout is disabled.

Product Folder Links: bq3060


- (14) t_{LOW:SEXT} is the cumulative time a slave device is allowed to extend the clock cycles in one message from initial start to the stop.
- (15) t_{LOW:MEXT} is the cumulative time a master device is allowed to extend the clock cycles in one message from initial start to the stop.
- (16) Rise time $t_R = V_{ILMAX} 0.15$) to $(V_{IHMIN} + 0.15)$ (17) Fall time $t_F = 0.9V_{DD}$ to $(V_{ILMAX} 0.15)$




Typical values stated where T_A = 25°C and VBAT = VPACK = 14.4 V, Minimum/Maximum values stated where T_A = -40°C to 85°C and VBAT = VPACK = 3.8 V to 25 V (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP MAX	UNIT
t _{TIMEOUT}	Error signal/detect	See (12)	25	35	ms
t_{LOW}	Clock low period		1	1	μs
t _{HIGH}	Clock high period	See (13)	1	2	μs

Timing Measurement Intervals



$\mathbf{t}_{\mathsf{TIMEOUT}}$ Measurement Intervals



(1) SCLK_{ACK} is the acknowledge-related clock pulse generated by the master.



7 Detailed Description

7.1 Feature Description

7.1.1 Battery Parameter Measurements

The bq3060 uses an integrating delta-sigma analog-to-digital converter (ADC) for current measurement, and a second delta-sigma ADC for individual cell and battery voltage, and temperature measurement.

7.1.1.1 Charge and Discharge Counting

The integrating delta-sigma ADC measures the charge/discharge flow of the battery by measuring the voltage drop across a small-value sense resistor between the SR1 and SR2 pins. The integrating ADC measures bipolar signals from -0.20 V to 0.25 V. The bq3060 detects charge activity when $V_{SR} = V_{(SRP)}$ - $V_{(SRN)}$ is positive, and discharge activity when $V_{SR} = V_{(SRP)}$ - $V_{(SRN)}$ is negative. The bq3060 continuously integrates the signal over time, using an internal counter. The fundamental rate of the counter is 0.65 nVh.

7.1.1.2 Voltage

The bq3060 updates the individual series cell voltages at one second intervals. The internal ADC of the bq3060 measures the voltage, scales, and offsets, and calibrates it appropriately. To ensure an accurate differential voltage sensing, the IC ground should be connected directly to the most negative terminal of the battery stack, not to the positive side of the sense resistor. This minimizes the voltage drop across the PCB trace.

7.1.1.3 Voltage Calibration and Accuracy

The bq3060 is calibrated for voltage prior to shipping from TI. The bq3060 voltage measurement signal chain (ADC, high voltage translation, circuit interconnect) will be calibrated for each cell. The external filter resistors, connected from each cell to the VCx input of the bq3060, are required to be $1k\Omega$. The accuracy of the factory-calibrated devices is +/- 10mV per cell at room temperature at 4V cell voltage. Without any customer voltage calibration, this is the level of accuracy expected as long as the filter resistor value is $1k\Omega$. If better voltage accuracy is desired, customer voltage calibration is required. An application note on calibrating and programming the bq3060 is available in the product web folder. See *Data Flash Programming and Calibrating the bq3060 Gas Gauge* (SLUA502) for more details.

7.1.1.4 Current

The bq3060 uses the SRP and SRN inputs to measure and calculate the battery charge and discharge current using a 5 m Ω to 20 m Ω typ. sense resistor.

7.1.1.5 Auto Calibration

The bq3060 can automatically calibrate its offset between the A to D converter and the output of the high voltage translation circuit. Also, the bq3060 provides an auto-calibration for the coulomb counter to cancel the voltage offset error across SRN and SRP for maximum charge measurement accuracy. The bq3060 performs auto-calibration when the SMBus lines stay low continuously for a minimum of 5 s.

7.1.1.6 Temperature

The bq3060 has an internal temperature sensor and inputs for 2 external temperature sensor inputs TS1 and TS2 used in conjunction with two identical NTC thermistors (default is Semitec 103AT) to sense the battery cell temperature. The bq3060 can be configured to use internal or up to 2 external temperature sensors.

7.1.2 Primary (1st Level) Safety Features

The bq3060 supports a wide range of battery and system protection features that can easily be configured. The primary safety features include:

- Cell over/undervoltage protection
- · Charge and discharge overcurrent
- Short circuit
- Charge and discharge overtemperature
- AFE Watchdog



Feature Description (continued)

7.1.3 Secondary (2nd Level) Safety Features

The secondary safety features of the bq3060 can be used to indicate more serious faults via the FUSE (pin 21). This pin can be used to blow an in-line fuse to permanently disable the battery pack from charging and discharging. This pin is also used as an input to sense the state of the fuse. The secondary safety protection features include:

- Safety overvoltage
- · Safety overcurrent in charge and discharge
- Safety overtemperature in charge and discharge
- · Charge FET and Zero-Volt Charge FET fault
- Discharge FET fault
- · Cell imbalance detection
- Fuse blow by a secondary voltage protection IC
- AFE register integrity fault (AFE P)
- AFE communication fault (AFE C)

7.1.4 Charge Control Features

The bq3060 charge control features include:

- Supports JEITA temperature ranges. Reports charging voltage and charging current according to the active temperature range.
- Handles more complex charging profiles. Allows for splitting the standard temperature range into 2 subranges and allows for varying the charging current according to the cell voltage.
- Reports the appropriate charging current needed for constant current charging and the appropriate charging voltage needed for constant voltage charging to a smart charger using SMBus broadcasts.
- Reduce the charge difference of the battery cells in fully charged state of the battery pack gradually using a
 voltage-based cell balancing algorithm during charging. A voltage threshold can be set up for cell balancing to
 be active. This prevents fully charged cells from overcharging and causing excessive degradation and also
 increases the usable pack energy by preventing premature charge termination
- Supports pre-charging/zero-volt charging
- · Supports charge inhibit and charge suspend if battery pack temperature is out of temperature range
- Reports charging fault and also indicate charge status via charge and discharge alarms.

7.1.5 Gas Gauging

The bq3060 uses advanced CEDV (Compensated End-of-Discharge Voltage) technology to measure and calculate the available capacity in battery cells. The bq3060 accumulates a measure of charge and discharge currents and compensates the charge current measurement for temperature and state-of-charge of the battery. The bq3060 estimates self-discharge of the battery and also adjusts the self-discharge estimation based on temperature.

See bg3060 Technical Reference (SLUU319) for further details.

7.1.6 Lifetime Data Logging Features

The bg3060 offers limited lifetime data logging for the following critical battery parameters for analysis purposes:

- · Lifetime maximum temperature
- Lifetime minimum temperature
- Lifetime maximum battery cell voltage
- · Lifetime minimum battery cell voltage

7.1.7 Authentication

The bq3060 supports authentication by the host using SHA-1.



Feature Description (continued)

7.1.8 Configuration

7.1.8.1 System Present Operation

The bq3060 checks the PRES pin periodically (1 second). If PRES input is pulled to ground by external system, the bq3060 detects the presence of the system.

7.1.8.2 2-, 3-, or 4-Cell Configuration

In a 2-cell configuration, VC1 is shorted to VC2 and VC3. In a 3-cell configuration, VC1 is shorted to VC2.

7.1.8.3 Cell Balance Control

If cell balancing is required, the bq3060 cell balance control allows a weak, internal pull-down for each VCx pin. The purpose of this weak pull-down is to enable an external FET for current bypass. Series resistors placed between the input VCx pins and the positive battery cell terminals control the VGS of the external FET. See bq3060 Cell balancing using external MOSFET (SLUA509) or bq3060 Gas Gauge Circuit Design (SLUA507) for more details.

7.1.9 Communications

The bq3060 uses SMBus v1.1 with Master Mode and package error checking (PEC) options per the SBS specification.

7.1.9.1 SMBus On and Off State

The bq3060 detects an SMBus off state when SMBC and SMBD are logic-low for ≥ 2 seconds. Clearing this state requires either SMBC or SMBD to transition high. Within 1 ms, the communication bus is available.

7.1.10 SBS Commands

See bq3060 Technical Reference (SLUU319) for further details.

7.2 Device Functional Modes

7.2.1 Power Modes

The bg3060 supports 3 different power modes to reduce power consumption:

- In Normal Mode, the bq3060 performs measurements, calculations, protection decisions and data updates in 1 second intervals. Between these intervals, the bq3060 is in a reduced power stage.
- In Sleep Mode, the bq3060 performs measurements, calculations, protection decisions and data update in adjustable time intervals. Between these intervals, the bq3060 is in a reduced power stage. The bq3060 has a wake function that enables exit from Sleep mode, when current flow or failure is detected.
- In Shutdown Mode the bg3060 is completely disabled.



8 Device and Documentation Support

8.1 Documentation Support

8.1.1 Related Documentation

- bg3060 Technical Reference (SLUU319)
- bq3060 Cell balancing using external MOSFET (SLUA509)
- bq3060 Gas Gauge Circuit Design (SLUA507)
- Data Flash Programming and Calibrating the bg3060 Gas Gauge (SLUA502)

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Community Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

6-Feb-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
BQ3060PW	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	3060	Samples
BQ3060PWR	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	3060	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






6-Feb-2020



SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated