
# SN74GTL2107 12-BIT GTL-/GTL/GTL+ TO LVTTL TRANSLATOR

SCLS699-JULY 2006

#### **FEATURES**

- Operates as a GTL-/GTL/GTL+ to LVTTL or LVTTL to GTL-/GTL/GTL+ Translator
- Series Termination on TTL Output of 30  $\Omega$
- Latch-Up Testing Done to JEDEC Standard JESD 78
- ESD Performance Tested Per JESD 22
  - 2000-V Human-Body Model (A114-B, Class II)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)



### **DESCRIPTION/ORDERING INFORMATION**

The SN74GTL2107 is a 12-bit translator that interfaces between the 3.3-V LVTTL chip set I/O and the Xeon™ processor GTL-/GTL/HI/O. The device is designed for platform health management in dual-processor applications.

#### PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1	$V_{REF}$	GTL reference voltage
2–6, 8, 10–13, 15, 23	ENn nAn	Data and enable inputs/outputs (LVTTL) on all inputs and pin 15 output. Remaining outputs are open drain.
7, 9, 16, 17–22, 24–27	nBn	Data inputs/outputs (GTL-/GTL/GTL+)
14	GND	Ground (0 V)
28	V <sub>CC</sub>	Positive supply voltage

#### ORDERING INFORMATION

T <sub>A</sub>	PACKAG	iE <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
40°C to 05°C	TSSOP – PW	Tube	SN74GTL2107PW	CK2407	
-40°C to 85°C	Tape and reel		SN74GTL2107PWR	GK2107	

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Xeon is a trademark of Intel Corporation.



### **FUNCTION TABLES**(1)

INPU	TS	OUTPUT
EN1	1BI/2BI	1AO/2AO (OPEN DRAIN)
Н	L	L
Н	Н	Н
L	X	Н

(1) H = High voltage level, L = Low voltage level

INP	UTS	OUTPUT
EN2	3BI/4BI	3AO/4AO (OPEN DRAIN)
Н	L	L
Н	Н	Н
L	Χ	Н

INPUT 9BI	OUTPUT 9AO
L	L
Н	Н

INPU'	TS	OUTPUT
10AI1/10AI2	9BI	10BO1/10BO2
L	L	L
L	Н	L
Н	L	L
Н	Н	Н

INF	PUTS	INPUT/OUTPUT	OUTPUT		
EN2	5BI/6BI	5A/6A (OPEN DRAIN)	7BO1/7BO2		
Н	L	L	H <sup>(1)</sup>		
Н	Н	L <sup>(2)</sup>	L		
Н	Н	Н	Н		
L	Н	L <sup>(2)</sup>	L		
L	Н	Н	Н		
L	L	Н	Н		
L	L	L <sup>(2)</sup>	Н		


- (1) The enable on 7BO1/7BO2 includes a delay that prevents a transient condition (where 5BI/6BI goes from low to high, and the low to high on 5A/6A lags up to 100 ns) from causing a low glitch on the 7BO1/7BO2 outputs.
- (2) Open-drain input/output terminal is driven to a logic-low state by an external driver.

INPUT 11BI	INPUT/OUTPUT 11A (OPEN DRAIN)	OUTPUT 11BO
L	Н	L
L	L(1)	Н
Н	L	Н

 Open-drain input/output terminal is driven to a logic-low state by an external driver.




### **LOGIC SYMBOL**



(1) The enable on 7BO1/7BO2 includes a delay that prevents a transient condition (where 5BI/6BI go from low to high, and the low to high on 5A/6A lags up to 100 ns) from causing a low glitch on the 7BO1/7BO2 outputs.

# SN74GTL2107 12-BIT GTL-/GTL/GTL+ TO LVTTL TRANSLATOR





# Absolute Maximum Ratings(1)(2)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range		-0.5	4.6	V
V	Input voltage range (3)	A port (LVTTL)	-0.5	4.6	V
VI	input voitage range (*)	B port (GTL)	-0.5	4.6 4.6 4.6 4.6 4.6 -50 -50 32 30 -32 62	V
V	Output voltage range (output in OFF or HIGH state)(3)	A port	-0.5	4.6	V
Vo	Output voltage range (output in OFF of Filen state)	B port	-0.5	4.6	V
I <sub>IK</sub>	Input diode current	V <sub>I</sub> < 0		-50	mA
I <sub>OK</sub>	Output diode current	V <sub>O</sub> < 0		-50	mA
	Current into any output in the LOW state	A port		32	mA
	Current into any output in the LOW state	B port		30	IIIA
	Current into any output in the HIGH state	A port		-32	mA
$\theta_{JA}$	Package thermal impedance (4)			62	°C/W
T <sub>stg</sub>	Storage temperature range		-60	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Voltages are referenced to GND (ground = 0 V).

(3) The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

### **Recommended Operating Conditions**

			MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage		3	3.3	3.6	V
		GTL-	0.85	0.9	0.95	
$V_{TT}$	Termination voltage	GTL	1.14	1.2	1.26	V
		GTL+	1.35	1.5	1.65	
		Overall	0.5	2/3 V <sub>TT</sub>	1.8	
\ /	Defenses with an	GTL-	0.5	0.6	0.63	V
$V_{REF}$	Reference voltage	GTL	0.76	0.8	0.84	V
		GTL+	0.87	1	1.1	
	Land on the ma	A port	0	3.3	3.6	.,
VI	Input voltage	B port	0	$V_{TT}$	3.6	V
	LPak Israel Canada as Rana	A port	2			.,
$V_{IH}$	High-level input voltage	B port	V <sub>REF</sub> + 50 mV			V
	Landard Construction	A port			0.8	
$V_{IL}$	Low-level input voltage	B port			V <sub>REF</sub> – 50 mV	V
$I_{OH}$	High-level output current	A port			-16	mA
	Landard and a second	A port			16	^
I <sub>OL</sub>	Low-level output current	B port		0.9 0.95 1.2 1.26 1.5 1.65 2/3 V <sub>TT</sub> 1.8 0.6 0.63 0.8 0.84 1 1.1 3.3 3.6 V <sub>TT</sub> 3.6  V <sub>TT</sub> 3.6	mA	
$T_A$	Operating free-air temperature	<u>,                                      </u>	-40		85	°C

<sup>(4)</sup> The performance capability of a high-performance integrated circuit, in conjunction with its thermal environment, can create junction temperatures that are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.

SCLS699-JULY 2006

### **Electrical Characteristics**

over recommended operating conditions

	DADAMETED	TEST CONDITIONS	-40°	C to 85°C		LINUT
	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>OH</sub> <sup>(2)</sup>	A port	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}, I_{OH} = -100 \mu\text{A}$	V <sub>CC</sub> - 0.2			V
VOH (=/	A port	$V_{CC} = 3 \text{ V}, I_{OH} = -16 \text{ mA}$	2.1			V
V <sub>OL</sub> <sup>(2)</sup>	A port	V <sub>CC</sub> = 3 V, I <sub>OL</sub> = 16 mA			0.8	V
VOL(=)	B port	V <sub>CC</sub> = 3 V, I <sub>OL</sub> = 15 mA			0.4	V
	Anart	$V_{CC} = 3.6 \text{ V}, V_{I} = V_{CC}$			±1	
I	A port	V <sub>CC</sub> = 3.6, V <sub>I</sub> = 0 V			±1	μΑ
	B port	$V_{CC} = 3.6 \text{ V}, V_I = V_{TT} \text{ or GND}$			±1	
I <sub>CC</sub>	A or B port	$V_{CC} = 3.6 \text{ V}, V_I = V_{CC} \text{ or GND}, I_O = 0$			12	mA
$\Delta I_{CC}^{(3)}$	A port or control inputs	$V_{CC} = 3.6 \text{ V}, V_{I} = V_{CC} - 0.6 \text{ V}$			500	μΑ
0	A port	V <sub>O</sub> = 3 V or 0		5		~F
C <sub>IO</sub>	B port	$V_O = V_{TT}$ or 0		4		pF

- (1) All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.
   (2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) This is the increase in supply current for each input that is at the specified LVTTL voltage, rather than V<sub>CC</sub> or GND.

### **Switching Characteristics**

over recommended operating free-air temperature range


PARAMETER			GTL-		GTL			GTL+			UNIT	
		WAVEFORM	VEFORM $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V} $ $V_{REF} = 0.6 \text{ V}$		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ $V_{REF} = 0.8 \text{ V}$			$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V} $ $V_{REF} = 1 \text{ V}$				
			MIN	TYP <sup>(1)</sup>	MAX	MIN	TYP <sup>(1)</sup>	MAX	MIN	TYP <sup>(1)</sup>	MAX	
t <sub>PLH</sub>	An to Bn	1	2	4	8	2	4	8	2	4	8	ns
t <sub>PHL</sub>	All to bil	I	2	5.5	10	2	5.5	10	2	5.5	10	115
t <sub>PLH</sub>	9BI to 9AO	2	2	5.5	10	2	5.5	10	2	5.5	10	ns
$t_{PHL}$	9BI 10 9AO	2	2	5.5	10	2	5.5	10	2	5.5	10	115
t <sub>PLH</sub>	9BI to 10BOn	3	2	6	11	2	6	11	2	6	11	ns
t <sub>PHL</sub>	951 to 105011	3	2	6	11	2	6	11	2	6	11	110
t <sub>PLH</sub>	11Bl to 11BO	3	2	8	13	2	8	13	2	8	13	ns
t <sub>PHL</sub> <sup>(2)</sup>	TIBLUTIBO	3	2	14	21	2	14	21	2	14	21	115
t <sub>PLH</sub>	Bn to Bn	3	4	7	11	4	7	11	4	7	11	ns
t <sub>PHL</sub>	Bit to Bit	3	120	205	350	120	205	350	120	205	350	115
$t_{PLZ}$	ENn to An	5	1	3	7	1	3	7	1	3	7	ns
t <sub>PZL</sub>	LIVII TO AII	3	1	3	7	1	3	7	1	3	7	115
$t_{PLZ}$	Bo to An (I/O)	4	2	5	10	2	5	10	2	5	10	ns
$t_{PZL}$	Bn to An (I/O)	4	2	5	10	2	5	10	2	5	10	110
$t_{PLZ}$	- Bn to An	4	2	5	10	2	5	10	2	5	10	ns
t <sub>PZL</sub>	DII IO AII	4	2	5	10	2	5	10	2	5	10	110
t <sub>PLZ</sub>	EN2 to An (I/O)	5	1	3	7	1	3	7	1	3	7	20
t <sub>PZL</sub>	EN2 to An (I/O)	3	1	3	7	1	3	7	1	3	7	ns

<sup>(1)</sup> All typical values are measured at  $V_{CC}$  = 3.3 V and  $T_A$  = 25°C.

<sup>(2)</sup> Includes –7.6-ns RC rise time of test-load pullup on 11 A, 1.5-kΩ pullup, and 21-pF load on 11 A has approximately 23-ns RC rise time.



# PARAMETER MEASUREMENT INFORMATION $V_{TT}$ = 1.2 V, $V_{REF}$ = 0.8 V for GTL and $V_{TT}$ = 1.5 V, $V_{REF}$ = 1 V for GTL+



<sup>†</sup> All control inputs are LVTTL levels.


NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>0</sub> = 50  $\Omega,\,t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns,
- C. The outputs are measured one at a time, with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



#### APPLICATION INFORMATION



#### **Frequently Asked Questions**

**Question 1:** On the SN74GTL2107 LVTTL input, specifically 10Al1 and 10Al2, when the SN74GTL2107 is powered down, these inputs may be pulled up to 3.3 V, and we want to ensure that there is no leakage path to the power rail under this condition. Are the LVTTL inputs high impedance when the device is powered down, and will there be any leakage?

**Answer 1:** When the device is powered down, the LVTTL inputs are in a high-impedance state and do not leak to  $V_{DD}$  if they are pulled high while the device is powered down.

Question 2: Do all the LVTTL inputs have the same powered-down characteristic?

Answer 2: Yes

**Question 3:** What is the condition of the other GTL I/O and LVTTL output pins when the device is powered down?

**Answer 3:** The open-drain outputs, both GTL and LVTTL, do not leak to the power supply if they are pulled high while the device is powered down. The GTL inputs also do not leak to the power supply under the same conditions. The LVTTL totem-pole outputs, however, are not open-drain type outputs, and there is current flow on these pins if they are pulled high when  $V_{DD}$  is at ground.

www.ti.com 14-Oct-2022

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74GTL2107PW	ACTIVE	TSSOP	PW	28	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	GK2107	Samples
SN74GTL2107PWR	ACTIVE	TSSOP	PW	28	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	GK2107	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**


www.ti.com 14-Oct-2022

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74GTL2107PWR	TSSOP	PW	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74GTL2107PWR	TSSOP	PW	28	2000	356.0	356.0	35.0	

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

### **TUBE**




### \*All dimensions are nominal

Device Package N		Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)	
SN74GTL2107PW	PW	TSSOP	28	50	530	10.2	3600	3.5	

PW (R-PDSO-G28)

# PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G28)

# PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated