

General Description

The MAX9725 fixed-gain, stereo headphone amplifier is ideal for portable equipment where board space is at a premium. The MAX9725 uses a unique, patented DirectDriveTM architecture to produce a ground-referenced output from a single supply, eliminating the need for large DC-blocking capacitors, saving cost, board space, and component height. Fixed gains of -2V/V (MAX9725A), -1.5V/V (MAX9725B), -1V/V (MAX9725C), and -4V/V (MAX9725D) further reduce external component count.

The MAX9725 delivers up to 20mW per channel into a 32Ω load and achieves 0.006% THD+N. An 80dB at 1kHz power-supply rejection ratio (PSRR) allows the MAX9725 to operate from noisy digital supplies without an additional linear regulator. The MAX9725 includes ±8kV ESD protection on the headphone output. Comprehensive click-andpop circuitry suppresses audible clicks and pops at startup and shutdown. A low-power shutdown mode reduces supply current to 0.6µA (typ).

The MAX9725 operates from a single 0.9V to 1.8V supply, allowing the device to be powered directly from a single AA or AAA battery. The MAX9725 consumes only 2.1mA of supply current, provides short-circuit protection, and is specified over the extended -40°C to +85°C temperature range. The MAX9725 is available in a tiny (1.54mm x 2.02mm x 0.6mm) 12-bump chip-scale package (UCSP™) and a 12-pin thin QFN package (4mm x 4mm x 0.8mm).

Applications

MP3 Players	Smart Phones
Cellular Phones	Portable Audio Equipment
PDAs	

Ordering Information

TEMP RANGE	PIN- PACKAGE	TOP MARK	GAIN (V/V)
-40°C to +85°C	12 UCSP-12	ACK	-2
-40°C to +85°C	12 TQFN-EP*	AAEW	-2
-40°C to +85°C	12 UCSP-12	ACL	-1.5
-40°C to +85°C	12 TQFN-EP*	AAEX	-1.5
-40°C to +85°C	12 UCSP-12	ACM	-1
-40°C to +85°C	12 TQFN-EP*	AAEY	-1
-40°C to +85°C	12 UCSP-12	ACN	-4
-40°C to +85°C	12 TQFN-EP*	AAEZ	-4
	-40°C to +85°C -40°C to +85°C -40°C to +85°C -40°C to +85°C -40°C to +85°C -40°C to +85°C -40°C to +85°C	TEMP BANGE	TEMP RANGE PACKAGE MARK -40°C to +85°C 12 UCSP-12 ACK -40°C to +85°C 12 TQFN-EP* AAEW -40°C to +85°C 12 UCSP-12 ACL -40°C to +85°C 12 TQFN-EP* AAEX -40°C to +85°C 12 UCSP-12 ACM -40°C to +85°C 12 TQFN-EP* AAEY -40°C to +85°C 12 UCSP-12 ACN

^{*}EP = Exposed paddle.

UCSP is a trademark of Maxim Integrated Products, Inc.


Features

- **♦ Low Quiescent Current (2.1mA)**
- ♦ Single-Cell, 0.9V to 1.8V Single-Supply Operation
- ♦ Fixed Gain Eliminates External Feedback Network

MAX9725A: -2V/V MAX9725B: -1.5V/V MAX9725C: -1V/V MAX9725D: -4V/V

- ♦ Ground-Referenced Outputs Eliminate DC Bias
- ♦ No Degradation of Low-Frequency Response Due to Output Capacitors
- ♦ 20mW per Channel into 32Ω
- ♦ Low 0.006% THD+N
- ♦ High PSRR (80dB at 1kHz)
- **♦** Integrated Click-and-Pop Suppression
- ♦ Low-Power Shutdown Control
- ♦ Short-Circuit Protection
- ♦ ±8kV ESD-Protected Amplifier Outputs
- **♦** Available in Space-Saving Packages 12-Bump UCSP (1.54mm x 2.02mm x 0.6mm) 12-Pin Thin QFN (4mm x 4mm x 0.8mm)

Block Diagram



Pin Configurations appear at end of data sheet.

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

SGND to PGND	0.3V to +0.3V
V _{DD} to SGND or PGND	0.3V to +2V
Vss to PVss	0.3V to +0.3V
C1P to PGND	0.3V to (V _{DD} + 0.3V)
C1N to PGND	(PV _{SS} - 0.3V) to +0.3V
V _{SS} , PV _{SS} to GND	+0.3V to -2V
OUTR, OUTL, INR, INL to SGND	$(V_{SS} - 0.3V)$ to $(V_{DD} + 0.3V)$
SHDN to SGND or PGND	0.3V to +4V
Output Short-Circuit Current	Continuous

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = 1.5V, PGND = SGND = 0V, V_{\overline{SHDN}} = 1.5V, V_{SS} = PV_{SS}, C1 = C2 = 1\mu F, C_{IN} = 1\mu F, R_L = \infty, T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25$ °C.) (See the *Functional Diagram*.) (Note 1)

PARAMETER	SYMBOL	CONDI	TIONS	MIN	TYP	MAX	UNITS
Supply Voltage Range	V_{DD}	Guaranteed by PSRR test	0.9		1.8	V	
Quiescent Supply Current	I _{DD}	Both channels active			2.1	3.3	mA
Claudalassa Ossara	1	\/ O\/	T _A = +25°C		0.6	10	0
Shutdown Current	ISHDN	$V_{\overline{SHDN}} = 0V$	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			30	μΑ
Shutdown to Full Operation	ton				180		μs
SHDN Thresholds	VIH	$V_{DD} = 0.9V \text{ to } 1.8V$		0.7 x V _[OD		V
SHDIN Thresholds	V _{IL}	$V_{DD} = 0.9V \text{ to } 1.8V$			0.	3 x V _{DD}	V
SHDN Input Leakage Current	ILEAK	$V_{DD} = 0.9V$ to 1.8V (Note	2)			±1	μΑ
CHARGE PUMP							
Oscillator Frequency	fosc			493	580	667	kHz
AMPLIFIERS							
		MAX9725A		-2.04	-2.00	-1.96	
Valla a Ocia		MAX9725B		-1.53	-1.5	-1.47	- V/V
Voltage Gain	Av	MAX9725C		-1.02	-1.00	-0.98	
		MAX9725D		-4.08	-4.00	-3.92	
Gain Match	ΔAV				±0.5		%
		Input AC-coupled,	MAX9725A/MAX9725D		±0.3	±1.05	
Total Output Offset Voltage	Vos	$R_L = 32\Omega$ to GND,	MAX9725B		±0.45	±1.58	mV
		$T_A = +25^{\circ}C$	MAX9725C		±0.6	±2.1	
Input Resistance	RIN			15	25	35	kΩ
		$V_{DD} = 0.9V \text{ to } 1.8V, T_A =$	+25°C	60	80		
Power-Supply Rejection Ratio	PSRR	100mV _{P-P} ripple	$f_{IN} = 1kHz$		70		dB
		100HIVP-P HPPIE	$f_{IN} = 20kHz$		62		
		V _{DD} = 1.5V	$R_L = 32\Omega$	10	20		
Output Dower (Note 2)	Dour	VDD = 1.5V	$R_L = 16\Omega$		25		mW
Output Power (Note 3)	Pout	$V_{DD} = 1.0V$, $R_L = 32\Omega$			7		TTIVV
		$V_{DD} = 0.9V, R_{L} = 32\Omega$			6		
Total Harmonic Distortion Plus	THD+N	$R_L = 32\Omega$, $P_{OUT} = 12$ mW,	f = 1kHz		0.006		%
Noise	I HD+N	$R_L = 16\Omega$, $P_{OUT} = 15$ mW,	f = 1kHz		0.015		%
Signal-to-Noise Ratio	SNR	$R_L = 32\Omega$, $P_{OUT} = 12$ mW	BW = 22Hz to 22kHz		89		dB
Juguar-10-190158 Hallo	SINU	11L - 3232, FOUT = 12111VV	A-weighted filter		92		иь

ELECTRICAL CHARACTERISTICS (continued)


 $(V_{DD} = 1.5V, PGND = SGND = 0V, V_{\overline{SHDN}} = 1.5V, V_{SS} = PV_{SS}, C1 = C2 = 1\mu F, C_{IN} = 1\mu F, R_L = ∞, T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25$ °C.) (See the *Functional Diagram*.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
Slew Rate	SR				0.2		V/µs
Maximum Capacitive Load	CL	No sustained oscillations			150		рF
Crosstalk	XTALK	$f_{IN} = 1.0kHz$, $R_L = 32\Omega$, $P_{OUT} =$	5mW		100		dB
Clink/Don Lovel	Kan	$R_L = 32\Omega$, peak voltage,	Into shutdown		72.8		dB
Click/Pop Level	K _{CP}	A-weighted, 32 samples per second (Note 4)	Out of shutdown		72.8		αь
ESD Protection	V _{ESD}	Human Body Model (OUTR, OU	TL)		±8		kV

- Note 1: All specifications are 100% tested at T_A = +25°C; temperature limits are guaranteed by design.
- Note 2: Input leakage current measurements limited by automated test equipment.
- **Note 3:** $f_{IN} = 1kHz$, $T_A = +25$ °C, THD+N < 1%, both channels driven in-phase.
- Note 4: Testing performed with 32Ω resistive load connected to outputs. Mode transitions controlled by SHDN. K_{CP} level calculated as 20 log [peak voltage under normal operation at rated power level / peak voltage during mode transition]. Inputs are AC-grounded.


_Typical Operating Characteristics

 $(V_{DD} = 1.5V, PGND = SGND = 0V, V_{\overline{SHDN}} = 1.5V, V_{SS} = PV_{SS}, C1 = C2 = 1\mu F, C_{IN} = 1\mu F, THD+N measurement bandwidth = 22Hz to 22kHz, T_A = +25°C, unless otherwise noted.) (See the$ *Functional Diagram.*)




Typical Operating Characteristics (continued)

 $(V_{DD} = 1.5V, PGND = SGND = 0V, V_{\overline{SHDN}} = 1.5V, V_{SS} = PV_{SS}, C1 = C2 = 1\mu F, C_{IN} = 1\mu F, THD+N measurement bandwidth = 22Hz to 22kHz, T_A = +25°C, unless otherwise noted.) (See the$ *Functional Diagram*.)



Typical Operating Characteristics (continued)

 $(V_{DD} = 1.5V, PGND = SGND = 0V, V_{\overline{SHDN}} = 1.5V, V_{SS} = PV_{SS}, C1 = C2 = 1\mu F, C_{IN} = 1\mu F, THD+N measurement bandwidth = 22Hz to 22kHz, T_A = +25°C, unless otherwise noted.) (See the$ *Functional Diagram*.)



Pin Description

PIN	BUMP		
THIN QFN	UCSP	NAME	FUNCTION
1	A1	C1N	Flying Capacitor Negative Terminal. Connect a 1µF capacitor from C1P to C1N.
2	A2	PVss	Inverting Charge-Pump Output. Bypass with 1µF from PVss to PGND. PVss must be connected to Vss.
3	АЗ	INL	Left-Channel Audio Input
4	A4	INR	Right-Channel Audio Input
5	B4	V _{SS}	Amplifier Negative Power Supply. Must be connected to PVSS.
6	В3	SGND	Signal Ground. SGND must be connected to PGND. SGND is the ground reference for the input and output signal.
7	C4	OUTR	Right-Channel Output
8	СЗ	OUTL	Left-Channel Output
9	C2	V _{DD}	Positive Power-Supply Input. Bypass with a 1µF capacitor to PGND.
10	C1	C1P	Flying Capacitor Positive Terminal. Connect a 1µF capacitor from C1P to C1N.
11	B1	PGND	Power Ground. Ground reference for the internal charge pump. PGND must be connected to SGND.
12	B2	SHDN	Active-Low Shutdown. Connect to V _{DD} for normal operation. Pull low to disable the amplifier and charge pump.
EP		EP	Exposed Paddle. Internally connected to VSS. Leave paddle unconnected or solder to VSS.

Detailed Description

The MAX9725 stereo headphone driver features Maxim's patented DirectDrive architecture, eliminating the large output-coupling capacitors required by conventional single-supply headphone drivers. The MAX9725 consists of two 20mW class AB headphone drivers, shutdown control, inverting charge pump, internal gain-setting resistors, and comprehensive click-and-pop suppression circuitry (see the *Functional Diagram*). A negative power supply (PVss) is created by inverting the positive supply (VDD). Powering the drivers from VDD and PVss increases the dynamic range of the drivers to almost twice that of other 1V single-supply drivers. This increase in dynamic range allows for higher output power.

The outputs of the MAX9725 are biased about GND (Figure 1). The benefit of this GND bias is that the driver outputs do not have a DC component, thus large DC-blocking capacitors are unnecessary. Eliminating the DC-blocking capacitors on the output saves board space, system cost, and improves frequency response.

DirectDrive

Conventional single-supply headphone drivers have their outputs biased about a nominal DC voltage (typically half the supply) for maximum dynamic range. Large coupling capacitors are needed to block the DC bias from the headphones. Without these capacitors, a significant amount of DC current flows to the headphone, resulting in unnecessary power dissipation and possible damage to both headphone and headphone driver.

Maxim's DirectDrive architecture uses a charge pump to create an internal negative supply voltage. This allows the MAX9725 outputs to be biased about GND, increasing the dynamic range while operating from a single supply. A conventional amplifier powered from 1.5V ideally provides 18mW to a 16 Ω load. The MAX9725 provides 25mW to a 16 Ω load. The DirectDrive architecture eliminates the need for two large (220 μ F, typ) DC-blocking capacitors on the output. The MAX9725 charge pump requires two small ceramic capacitors, conserving board space, reducing cost, and improving the frequency response of the headphone driver. See the Output Power vs. Charge-




Figure 1. Traditional Driver Output Waveform vs. MAX9725 Output Waveform (Ideal Case)

Pump Capacitance and Load Resistance graph in the *Typical Operating Characteristics* for details of the possible capacitor sizes.

Previous attempts to eliminate the output-coupling capacitors involved biasing the headphone return (sleeve) to the DC-bias voltage of the headphone amplifiers. This method raises some issues:

- The sleeve is typically grounded to the chassis. Using this biasing approach, the sleeve must be isolated from system ground, complicating product design.
- During an ESD strike, the driver's ESD structures are the only path to system ground. The driver must be able to withstand the full ESD strike.
- When using the headphone jack as a line out to other equipment, the bias voltage on the sleeve may conflict with the ground potential from other equipment, resulting in possible damage to the drivers.

Low-Frequency Response

Large DC-blocking capacitors limit the amplifier's low-frequency response and can distort the audio signal:

 The impedance of the headphone load and the DCblocking capacitor forms a highpass filter with the -3dB point set by:

$$f_{-3dB} = \frac{1}{2\pi R_L C_{OUT}}$$

where R_L is the impedance of the headphone and C_{OUT} is the value of the DC-blocking capacitor. The highpass filter is required by conventional single-ended, single power-supply headphone drivers to block the midrail DC-bias component of the audio signal from the headphones. The drawback to the filter is that it can attenuate low-frequency signals. Larger values of C_{OUT} reduce this effect but result in physically larger, more expensive capacitors. Figure 2 shows the relationship between the size of C_{OUT} and the resulting low-frequency attenuation. Note that the -3dB point for a 16 Ω headphone with a 100 μ F blocking capacitor is 100Hz, well within the normal audio band, resulting in low-frequency attenuation of the reproduced signal.

2) The voltage coefficient of the DC-blocking capacitor contributes distortion to the reproduced audio signal as the capacitance value varies when the function of the voltage across the capacitor changes. At low frequencies, the reactance of the capacitor dominates at frequencies below the -3dB point and the voltage coefficient appears as frequency-dependent distortion. Figure 3 shows the THD+N introduced by two different capacitor dielectric types. Note that below 100Hz, THD+N increases rapidly.

The combination of low-frequency attenuation and frequency-dependent distortion compromises audio reproduction in portable audio equipment that emphasizes low-frequency effects such as multimedia laptops, as well as MP3, CD, and DVD players. These low-frequency, capacitor-related deficiencies are eliminated by using DirectDrive technology.

Charge Pump

The MAX9725 features a low-noise charge pump. The 580kHz switching frequency is well beyond the audio range, and does not interfere with the audio signals. The switch drivers feature a controlled switching speed that minimizes noise generated by turn-on and turn-off transients. The di/dt noise caused by the parasitic bond wire and trace inductance is minimized by limiting the turn-on/off speed of the charge pump. Additional high-




Figure 2. Low-Frequency Attenuation for Common DC-Blocking Capacitor Values

frequency noise attenuation can be achieved by increasing the size of C2 (see the *Functional Diagram*). Extra noise attenuation is not typically required.

Shutdown

The MAX9725's low-power shutdown mode reduces supply current to 0.6µA. Driving \overline{SHDN} low disables the amplifiers and charge pump. The driver's output impedance is typically $50k\Omega$ (MAX9725A), $37.5k\Omega$ (MAX9725B), $25k\Omega$ (MAX9725), or $100k\Omega$ (MAX9725D) when in shutdown mode.

Click-and-Pop Suppression

In conventional single-supply audio drivers, the output-coupling capacitor is a major contributor of audible clicks and pops. Upon startup, the driver charges the coupling capacitor to its bias voltage, typically half the supply. Likewise, on shutdown, the capacitor is discharged to GND. This results in a DC shift across the capacitor that appears as an audible transient at the speaker. The MAX9725's DirectDrive technology eliminates the need for output-coupling capacitors.

The MAX9725 also features extensive click-and-pop suppression that eliminates any audible transient sources internal to the device. The Power-Up/Down Waveform in the *Typical Operating Characteristics* shows minimal DC shift and no spurious transients at the output upon startup or shutdown.

In most applications, the output of the preamplifier driving the MAX9725 has a DC bias of typically half the supply. At startup, the input-coupling capacitor is charged to the preamplifier's DC bias voltage through




Figure 3. Distortion Contributed By DC-Blocking Capacitors

the internal input resistor (25k Ω , typ) causing an audible click and pop. Delaying the rise of SHDN 4 or 5 time constants, based on R_{IN} x C_{IN}, relative to the startup of the preamplifier eliminates any click and pop caused by the input filter (see the *Functional Diagram*).

Applications Information

Power Dissipation

Linear power amplifiers can dissipate a significant amount of power under normal operating conditions. The maximum power dissipation for each package is given in the *Absolute Maximum Ratings* section under Continuous Power Dissipation or can be calculated by the following equation:

$$P_{\text{DISSPKG}(MAX)} = \frac{T_{\text{J}(MAX)} - T_{\text{A}}}{\theta_{\text{JA}}}$$

where $T_{J(MAX)}$ is +150°C, T_{A} is the ambient temperature, and θ_{JA} is the reciprocal of the derating factor in °C/W as specified in the *Absolute Maximum Ratings* section. For example, θ_{JA} for the thin QFN package is +59.3°C/W.

The MAX9725 has two power dissipation sources, the charge pump and the two amplifiers. If the power dissipation exceeds the rated package dissipation, reduce VDD, increase load impedance, decrease the ambient temperature, or add heatsinking to the device. Large output, supply, and ground traces decrease θ_{JA} , allowing more heat to be transferred from the package to surrounding air.




Figure 4. Output Power vs. Supply Voltage with Inputs In-/Outof-Phase

Output Power

The MAX9725's output power increases when the left and right audio signals differ in magnitude and/or phase. Figure 4 shows the two extreme cases for inand out-of-phase input signals. The output power of a typical stereo application lies between the two extremes shown in Figure 4. The MAX9725 is specified to output 20mW per channel when both inputs are in-phase.

Powering Other Circuits from the Negative Supply

The MAX9725 internally generates a negative supply voltage (PVss) to provide the ground-referenced output signal. Other devices can be powered from PVss provided the current drawn from the charge pump does not exceed 1mA. Headphone driver output power and THD+N will be adversely affected if more than 1mA is drawn from PVss. Using PVss as an LCD bias is a typical application for the negative supply.

PVss is unregulated and proportional to VDD. Connect a 1 μ F capacitor from C1P to C1N for best charge-pump operation.

Component Selection

Input Filtering

The AC-coupling capacitor (C_{IN}) and an internal gainsetting resistor form a highpass filter that removes any DC bias from an input signal (see the *Functional Diagram*). C_{IN} allows the MAX9725 to bias the signal to an optimum DC level. The -3dB point of the highpass filter, assuming zero source impedance, is given by:

$$f_{-3dB} = \frac{1}{2\pi \times 25k\Omega \times C_{IN}}$$

Choose C_{IN} so f_{-3dB} is well below the lowest frequency of interest. Setting f_{-3dB} too high affects the amplifier's low-frequency response. Use capacitors with low-voltage coefficient dielectrics. Film or COG dielectric capacitors are good choices for AC-coupling capacitors. Capacitors with high-voltage coefficients, such as ceramics, can result in increased distortion at low frequencies.

Charge-Pump Capacitor Selection

Use capacitors with less than $100m\Omega$ of ESR. Low-ESR ceramic capacitors minimize the output impedance of the charge pump. Capacitors with an X7R dielectric provide the best performance over the extended temperature range. Table 1 lists suggested capacitor manufacturers.

Flying Capacitor (C1)

The value of C1 affects the charge pump's load regulation and output impedance. Choosing C1 too small degrades the MAX9725's ability to provide sufficient current drive and leads to a loss of output voltage. Increasing the value of C1 improves load regulation and reduces the charge-pump output impedance. See the Output Power vs. Charge-Pump Capacitance and Load Impedance graph in the *Typical Operating Characteristics*.

Hold Capacitor (C2)

The hold capacitor's value and ESR directly affect the ripple at PVss. Increasing the value of C2 reduces ripple. Choosing a capacitor with lower ESR reduces ripple and output impedance. Lower capacitance values can be used in systems with low maximum output power levels. See the Output Power vs. Charge-Pump Capacitance and Load Impedance graph in the *Typical Operating Characteristics*.

Table 1. Suggested Capacitor Manufacturers

SUPPLIER	PHONE	FAX	WEBSITE
Taiyo Yuden	800-348-2496	847-925-0899	www.t-yuden.com
TDK	847-803-6100	847-390-4405	www.component.tdk.com

Power-Supply Bypass Capacitor (C3)

The power-supply bypass capacitor (C3) lowers the output impedance of the power supply and reduces the impact of the MAX9725's charge-pump switching transients. Bypass V_{DD} to PGND with the same value as C1. Place C3 as close to V_{DD} as possible.

Layout and Grounding

Proper layout and grounding are essential for optimum performance. Connect PGND and SGND together at a single point on the PC board. Connect PVss to SVss and bypass with C2 to PGND. Bypass VDD to PGND with C3. Place capacitors C2 and C3 as close to the MAX9725 as possible. Route PGND, and all traces that carry switching transients, away from SGND and the audio signal path.

The MAX9725 does not require additional heatsinking. The thin QFN package features an exposed paddle that improves thermal efficiency of the package. **Ensure the exposed paddle is electrically isolated from GND and VDD. Connect the exposed paddle to Vss if necessary.**

_UCSP Applications Information


For the latest application details on UCSP construction, dimensions, tape carrier information, printed circuit board techniques, bump-pad layout, and recommended reflow temperature profile, as well as the latest information on reliability testing results, go to Maxim's website at www.maxim-ic.com/ucsp for the Application Note: UCSP—A Wafer-Level Chip-Scale Package.

Chip Information


TRANSISTOR COUNT: 2559

PROCESS: BICMOS


System Diagram



Pin Configurations




Functional Diagram




Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



				COM	40N	DIME	112N	SNE]	E	XPOS	SED	PAD	VAR	ITAI	:ONS	
PKG	12	L 4×	4	16	L 4x	4	20	L 4×	4	2	4L 4>	:4	2	8L 4>	(4	1	DVC.	102				E5		NVDD 20008
REF.	MIN.	NDM.	MAX.	MIN	NDM.	MAX.	MIN.	NDM.	MAX.	MIN	NDM.	мах.	MIN.	NDM.	MAX.]	PKG. CDDES	MIN.	NOM.	MAX.	MIN	NDM.	MAX.	ALLOVE
A	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	1	T1244-3	1.95	2.10	2.25	1.95	2.10	2.25	YES
A1	0.0	0.02	0.05	0.0	20.0	0.05	0.0	0.02	0.05	0.0	0.02	0.05	0.0	20.0	0.05		T1244-4	1.95	2.10	2.25	1.95	2.10	2.25	NO
SA	0	.20 REI	F	٥	20 RE	F.	0.	20 RE	F	٥	20 RE	F		0.20 RE	F		T1644-3	1.95	2.10	2.25	1.95	2.10	2.25	YES
b	0.25	0.30	0.35	0.25	0.30	0.35	0.20	0.25	0.30	0.18	0.23	0.30	0.15	0.20	0.25		T1644-4	1.95	2.10	2.25	1.95	2.10	2.25	NO
D	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10		T2044-2	1.95	2.10	2.25	1.95	2.10	2.25	YES
E	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	1	T2044-3	1.95	2.10	2.25	1.95	2.10	2.25	NO
e		28 OB.	C.	0.	65 BS	C,	0.	50 BS	c.		.50 BS	C.		0.40 BS	c.]	T2444-2	1.95	2.10	2.25	1.95	2.10	2.25	YES
k	0.25	-	-	0.25	-	-	0.25	-	-	0.25	-	-	0.25	-	-		T2444-3	2.45	2.60	2.63	2.45	2.60	2.63	YES
L	0.45	0.55	0.65	0.45	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.50	0.30	0.40	0.50	ı	T2444-4	2.45	2.60		2.45	2.60	2.63	NO
N		12			16			20			24			28		ı	T2844-1	2.50	2.60	2.70	2.50	2.60	2.70	NO
ND ŒN		3			4			5			6			7		ı								
NE Jedec Var.		3			4			5			6			7		ı								
2. /	ALL DIN	MENSION				NFORM ERS. AN																		
3. A	N IS TO THE TE JESD 9 THE ZO DIMENS	HE TOTA RMINAL 5-1 SF NE IND	AL NUI	IN MI MBER C ENTIFIE DETA L THE	LUMETI OF TER OR AND ILS OF TERMIN	ERS. AN MINALS. TERMIN TERMIN AL #1	igles Val ni Ial #1 Identii	are in Imberii Identi Fier M	NG COI FIER AI AY BE	EES. NVENTK RE OPT EITHER	IONAL,	BUT M	WARK	I TO E LOCAI ED FEA n AND	TURE.		ı							
3. 4. 5. 6. 7.	N IS TO THE TE JESD 9 THE ZO DIMENS FROM IND AND DEPOPU	HE TOTA RMINAL 5-1 SF SNE IND ION 6: FERMINA O NE R JUATION	#1 ID PP-012 IICATED APPLIE L TIP, EFER	IN MI MBER (DETA DETA DETA DETA TO THE DSSIBLE	LUMETI OF TER IR AND ILS OF TERMIN METALLI NUMB	ERS. AN MINALS. TERMIN TERMIN AL #1 ZED TE ER OF SYMME	igles NAL NI IAL #1 IDENTII RMINAL TERMII	ARE IN MBERII IDENTI FIER M AND WALS C	NG COI FIER AI AY BE IS MEA IN EAC ON.	ees. Nyentik Re opt Either Sured H D A	IONAL, RAMO BETWI	BUT M PLD OR SEN O.:	UST B MARK 25 mr	E LOCAI ED FEA n AND TVELY,	TURE.		ı							
3. 4. 5. 7. 6. 9.	IN IS TO THE TE JESD 9 THE ZO DIMENS FROM TO ND AND DEPOPU COPLAN DRAWIN ARKING	RMINAL 5-1 SF NE IND ION 6: FERMINA O NE R JUATION HARITY IG CONI	#1 ID PP-012 IICATED APPLIE IL TIP, EFER ' I IS PO APPLIE FORMS R PAC	E IN MI MBER (MENTIFIE DETA L THE S TO I TO THE DSSIBLE S TO JE KAGE (LUMETI OF TER OF AND ULS OF TERMIN METALLI IN NUMB IN A THE EX DEC M ORIENTA	ERS. AMMINALS. TERMINALS. TERMINAL #1 ZED TE ER OF SYMME POSED 0220, TION R	IGLES NAL NI IAL #1 IDENTII RMINAL TERMII TRICAL HEAT EXCEPT	ARE IN MBERII IDENTI FIER M AND FASHIK SINK S	I DEGR NG COI FIER AI AY BE IS MEA IN EAC ON. ILUG AS	EES. NVENTH RE OPT EITHEF SURED H D A	NONAL, RAMO BETWI	BUT M PLD OR EEN O.: BIDE RI HE TER	UST B MARK 25 mr ESPECT	E LOCAT ED FEA IN AND INVELY,	TURE.		ı							
3. 4. 5. 7. 6. 9.	IN IS TO THE TE JESD 9 THE ZO DIMENS FROM TO ND AND DEPOPU COPLAN DRAWIN ARKING	RMINAL RMINAL 5-1 SF NE IND ION 6 IERMINA D NE R JUATION HARITY JIG CONI	#1 ID PP-012 IICATED APPLIE IL TIP, EFER ' I IS PO APPLIE FORMS R PAC	E IN MI MBER (MENTIFIE DETA L THE S TO I TO THE DSSIBLE S TO JE KAGE (LUMETI OF TER OF AND ULS OF TERMIN METALLI IN NUMB IN A THE EX DEC M ORIENTA	ERS. AMMINALS. TERMINALS. TERMINAL #1 ZED TE ER OF SYMME POSED 0220, TION R	IGLES NAL NI IAL #1 IDENTII RMINAL TERMII TRICAL HEAT EXCEPT	ARE IN MBERII IDENTI FIER M AND FASHIK SINK S	I DEGR NG COI FIER AI AY BE IS MEA IN EAC ON. ILUG AS	EES. NVENTH RE OPT EITHEF SURED H D A	NONAL, RAMO BETWI	BUT M PLD OR EEN O.: BIDE RI HE TER	UST B MARK 25 mr ESPECT	E LOCAT ED FEA IN AND INVELY,	TURE.									
3. 4. 5. 7. 6. 9. 11. 0	N IS TO THE TE JESD 9 THE ZO DIMENS FROM TO ND AND DEPOPU COPLAN DRAWIN ARKING OPLAN	RMINAL 5-1 SF NE IND ION 6: FERMINA O NE R JUATION HARITY IG CONI	AL NUI #1 ID PP-012 IICATED APPLIE EFER I IS PO APPLIE FORMS R PAC HALL I	E IN MI MBER C MENTIFIE 2. DETA 1. THE S TO I TO THE DSSIBLE S TO I TO JE KAGE (LUMETO OF TER AND ILS OF TERMIN METALLI : NUME : IN A THE EX DEC M DRIENTA CEED (TERMINALS. TERMINALS. TERMINAL #1 ZED TE ER OF SYMME POSED 0220, TION R 0.08mm	IGLES NAL NI IAL #1 IDENTII RMINAL TERMII TRICAL HEAT EXCEPT	ARE IN MBERII IDENTI FIER M AND FASHIK SINK S	I DEGR NG COI FIER AI AY BE IS MEA IN EAC ON. ILUG AS	EES. NVENTH RE OPT EITHEF SURED H D A	NONAL, RAMO BETWI	BUT M PLD OR EEN O.: BIDE RI HE TER	UST B MARK 25 mr ESPECT	E LOCAT ED FEA IN AND INVELY,	TURE.									1/1

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

14 ______Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

PRODUCTS

SOI UTIONS

DESIG

A PPNOTES

SUPPOR

BUY

COMPAN

MEMBERS

MAX9725

Part Number Table

Notes:

- 1. See the MAX9725 QuickView Data Sheet for further information on this product family or download the MAX9725 full data sheet (PDF, 452kB).
- 2. Other options and links for purchasing parts are listed at: http://www.maxim-ic.com/sales.
- 3. Didn't Find What You Need? Ask our applications engineers. Expert assistance in finding parts, usually within one business day.
- 4. Part number suffixes: T or T&R = tape and reel; + = RoHS/lead-free; # = RoHS/lead-exempt. More: See full data sheet or Part Naming Conventions.
- 5. * Some packages have variations, listed on the drawing. "PkgCode/Variation" tells which variation the product uses.

Part Number	Free Sample	Buy Direct	Package: TYPE PINS SIZE DRAWING CODE/VAR *	Temp	RoHS/Lead-Free? Materials Analysis
MAX9725DETC+T			THIN QFN;12 pin;4X4X0.8mm Dwg: 21-0139E (PDF) Use pkgcode/variation: T1244+4*	-40C to +85C	RoHS/Lead-Free: Yes Materials Analysis
MAX9725BETC+			THIN QFN;12 pin;4X4X0.8mm Dwg: 21-0139E (PDF) Use pkgcode/variation: T1244+4*	-40C to +85C	RoHS/Lead-Free: Yes Materials Analysis
MAX9725BETC+T			THIN QFN;12 pin;4X4X0.8mm Dwg: 21-0139E (PDF) Use pkgcode/variation: T1244+4*	-40C to +85C	RoHS/Lead-Free: Yes Materials Analysis
MAX9725CETC+			THIN QFN;12 pin;4X4X0.8mm Dwg: 21-0139E (PDF) Use pkgcode/variation: T1244+4*	-40C to +85C	RoHS/Lead-Free: Yes Materials Analysis
MAX9725CETC+T			THIN QFN;12 pin;4X4X0.8mm Dwg: 21-0139E (PDF) Use pkgcode/variation: T1244+4*	-40C to +85C	RoHS/Lead-Free: Yes Materials Analysis
MAX9725DETC+			THIN QFN;12 pin;4X4X0.8mm Dwg: 21-0139E (PDF) Use pkgcode/variation: T1244+4*	-40C to +85C	RoHS/Lead-Free: Yes Materials Analysis
MAX9725AETC+T			THIN QFN;12 pin;4X4X0.8mm Dwg: 21-0139E (PDF) Use pkgcode/variation: T1244+4*	-40C to +85C	RoHS/Lead-Free: Yes Materials Analysis

MAX9725DETC-T		-40C to +85C	RoHS/Lead-Free: No
MAX9725DETC	THIN QFN;12 pin;4X4X0.8mm Dwg: 21-0139E (PDF) Use pkgcode/variation: T1244-4*	-40C to +85C	RoHS/Lead-Free: No Materials Analysis
MAX9725CETC-T		-40C to +85C	RoHS/Lead-Free: No
MAX9725CETC	THIN QFN;12 pin;4X4X0.8mm Dwg: 21-0139E (PDF) Use pkgcode/variation: T1244-4*	-40C to +85C	RoHS/Lead-Free: No Materials Analysis
MAX9725AETC+	THIN QFN;12 pin;4X4X0.8mm Dwg: 21-0139E (PDF) Use pkgcode/variation: T1244+4*	-40C to +85C	RoHS/Lead-Free: Yes Materials Analysis
MAX9725AETC	THIN QFN;12 pin;4X4X0.8mm Dwg: 21-0139E (PDF) Use pkgcode/variation: T1244-4*	-40C to +85C	RoHS/Lead-Free: No Materials Analysis
MAX9725BETC-T		-40C to +85C	RoHS/Lead-Free: No
MAX9725AETC-T		-40C to +85C	RoHS/Lead-Free: No
MAX9725BETC	THIN QFN;12 pin;4X4X0.8mm Dwg: 21-0139E (PDF) Use pkgcode/variation: T1244-4*	-40C to +85C	RoHS/Lead-Free: No Materials Analysis
MAX9725CEBC+	UCSP;12 pin; Dwg: 21-0104F (PDF) Use pkgcode/variation: B12+1*	-40C to +85C	RoHS/Lead-Free: Yes Materials Analysis
MAX9725CEBC	UCSP;12 pin; Dwg: 21-0104F (PDF) Use pkgcode/variation: B12-1*	-40C to +85C	RoHS/Lead-Free: No Materials Analysis
MAX9725DEBC+	UCSP;12 pin; Dwg: 21-0104F (PDF) Use pkgcode/variation: B12+1*	-40C to +85C	RoHS/Lead-Free: Yes Materials Analysis
MAX9725DEBC	UCSP;12 pin; Dwg: 21-0104F (PDF) Use pkgcode/variation: B12-1*	-40C to +85C	RoHS/Lead-Free: No Materials Analysis
MAX9725BEBC	UCSP;12 pin; Dwg: 21-0104F (PDF) Use pkgcode/variation: B12-1*	-40C to +85C	RoHS/Lead-Free: No Materials Analysis
MAX9725BEBC+	UCSP;12 pin; Dwg: 21-0104F (PDF) Use pkgcode/variation: B12+1*	-40C to +85C	RoHS/Lead-Free: Yes Materials Analysis
MAX9725AEBC	UCSP;12 pin; Dwg: 21-0104F (PDF) Use pkgcode/variation: B12-1*	-40C to +85C	RoHS/Lead-Free: No Materials Analysis

MAX9725AEBC+	UCSP;12 pin; Dwg: 21-0104F (PDF) Use pkgcode/variation: B12+1*	-40C to +85C	RoHS/Lead-Free: Yes Materials Analysis
MAX9725DEBC-T	UCSP;12 pin; Dwg: 21-0104F (PDF) Use pkgcode/variation: B12-1*	-40C to +85C	RoHS/Lead-Free: No Materials Analysis
MAX9725AEBC-T	UCSP;12 pin; Dwg: 21-0104F (PDF) Use pkgcode/variation: B12-1*	-40C to +85C	RoHS/Lead-Free: No Materials Analysis
MAX9725CEBC-T	UCSP;12 pin; Dwg: 21-0104F (PDF) Use pkgcode/variation: B12-1*	-40C to +85C	RoHS/Lead-Free: No Materials Analysis
MAX9725AEBC+T	UCSP;12 pin; Dwg: 21-0104F (PDF) Use pkgcode/variation: B12+1*	-40C to +85C	RoHS/Lead-Free: Yes Materials Analysis
MAX9725BEBC-T	UCSP;12 pin; Dwg: 21-0104F (PDF) Use pkgcode/variation: B12-1*	-40C to +85C	RoHS/Lead-Free: No Materials Analysis
MAX9725BEBC+T	UCSP;12 pin; Dwg: 21-0104F (PDF) Use pkgcode/variation: B12+1*	-40C to +85C	RoHS/Lead-Free: Yes Materials Analysis
MAX9725DEBC+T	UCSP;12 pin; Dwg: 21-0104F (PDF) Use pkgcode/variation: B12+1*	-40C to +85C	RoHS/Lead-Free: Yes Materials Analysis
MAX9725CEBC+T	UCSP;12 pin; Dwg: 21-0104F (PDF) Use pkgcode/variation: B12+1*	-40C to +85C	RoHS/Lead-Free: Yes Materials Analysis

Didn't Find What You Need?

CONTACT US: SEND US AN EMAIL

Copyright 2007 by Maxim Integrated Products, Dallas Semiconductor • Legal Notices • Privacy Policy