

EZ-USB™ CX3 MIPI CSI-2 to SuperSpeed USB bridge controller

Features

- Universal Serial Bus (USB) integration
 - USB 3.0 and USB 2.0 peripherals, compliant with USB 3.0 specification 1.0
 - 5-Gbps USB 3.0 PHY compliant with PIPE 3.0
 - Thirty-two physical endpoints
- MIPI CSI-2 RX interface
 - MIPI CSI-2 compliant (Version 1.01, Revision 0.04 – 2nd April 2009)
 - Supports up to four data lanes (CYUSB3065 supports up to four lanes; CYUSB3064 supports up to two lanes)
 - Each lane supports up to 1 Gbps (CYUSB3065 supports up to four lanes; CYUSB3064 supports up to two lanes)
 - CCI interface for image sensor configuration
- Supports the following video data formats:
 - User-defined 8-bit
 - RAW8/10/12/14
 - YUV422 (CCIR/ITU 8/10bit), YUV444
 - RGB888/666/565
- Fully accessible 32-bit CPU
 - ARM926EJ-S core with 200-MHz operation
 - 512-KB or 256-KB embedded SRAM
- Additional connectivity to the following peripherals:
 - I²C master controller at 1 MHz
 - I²S master (transmitter only) at sampling frequencies of 8 kHz, 16 kHz, 32 kHz, 44.1 kHz, 48 kHz, 96 kHz, and 192 kHz
 - UART support of up to 4 Mbps
 - SPI master at 33 MHz
- 12 GPIOs
- Ultra-low-power in core power-down mode
- Independent power domains for core and I/O
 - Core operation at 1.2 V
 - I²S, UART, and SPI operation at 1.8 to 3.3 V
 - I²C, I/O operation at 1.8 to 3.3 V
- 10 × 10 mm, 0.8-mm pitch Pb-free ball grid array (BGA) package
- EZ-USB™ software development kit (SDK) for easy code development


Errata: For information on silicon errata, see “[Errata](#)” on page 46. Details include trigger conditions, devices affected, and proposed workaround.

Applications

Applications

- Digital video cameras
- Digital still cameras
- Webcams
- Scanners
- Video conference systems
- Gesture-based control
- Surveillance cameras
- Medical imaging devices
- Video IP phones
- USB microscopes
- Industrial cameras

Logic block diagram



More information

More information

Infineon provides a wealth of data at www.infineon.com to help you to select the right device for your design, and to help you to quickly and effectively integrate the device into your design. For a comprehensive list of resources refer to the Infineon web page for CX3 at www.infineon.com/CX3.

- Overview: [USB Portfolio](#)
- USB 3.0 Product Selectors: [FX3](#), [FX3S](#), [CX3](#), [HX3](#)
- Application notes: Infineon offers a large number of USB application notes covering a broad range of topics, from basic to advanced level. Recommended application notes for getting started with CX3 are:
 - [AN75705](#) - Getting Started with EZ-USB™ FX3
 - [AN90369](#) - How to Interface a MIPI CSI-2 Image Sensor With EZ-USB™ CX3
 - [AN75779](#) - How to Implement an Image Sensor Interface with EZ-USB™ FX3 in a USB Video Class (UVC) Framework
 - [AN76405](#) - EZ-USB™ FX3 Boot Options
 - [AN70707](#) - EZ-USB™ FX3/FX3S Hardware Design Guidelines and Schematic Checklist
 - [AN86947](#) - Optimizing USB 3.0 Throughput with EZ-USB™ FX3
 - [AN231295](#) - Getting started with EZ-USB™ SX3
- Code Examples:
 - [USB Super-Speed](#)
- Technical Reference Manual (TRM):
 - [EZ-USB™ CX3 Technical Reference Manual](#)
- Knowledge Base Articles:
 - [Analysis of CX3 Video Timing Parameters - KBA226779](#)
 - [Analysis of CX3 Clocking Parameters - KBA226758](#)
 - [CX3 Firmware: Frequently Asked Questions - KBA91297](#)
 - [CX3 Hardware: Frequently Asked Questions - KBA91295](#)
 - [CX3 Application Software / USB Driver: Frequently Asked Questions - KBA91298](#)
 - [Knowledge Base - Cypress Semiconductor Cage Code - KBA89258](#)
- Development Kits:
 - [EZ-USB™ CX3 THEIA-CAM - 13MP PDAF UVC Camera Solution](#)
 - [Denebola - USB 3.0 UVC Reference Design Kit \(RDK\)](#)
- Models:
 - [CX3 Device OrCad Schematic Symbol](#)
 - [CYUSB306x - IBIS](#)

EZ-USB™ Software Development Kit

Infineon delivers the complete firmware stack for CX3, in order to easily integrate SuperSpeed USB into any embedded MIPI image sensor application. The [Software Development Kit \(FX3 SDK\)](#) comes with tools, drivers and application examples, which help accelerate application development. The FX3 SDK Setup includes CX3 APIs and example firmware for OmniVision OV5640 and Aptina AS0260 image sensor interface. The CX3 MIPI Configuration Tool Eclipse plugin for the FX3 SDK accelerates CX3 firmware development for any other image sensor.

Table of contents

Features	1
Applications	2
Logic block diagram	2
More information	3
EZ-USB™ Software Development Kit	3
Table of contents	4
1 Functional overview	6
2 Application examples	7
3 USB interface	8
3.1 ReNumeration.....	8
3.2 VBUS overvoltage protection.....	8
4 MIPI CSI-2 RX interface	9
4.1 Additional outputs.....	9
5 CPU	10
6 JTAG interface	11
7 Other interfaces	12
7.1 UART interface	12
7.2 I2C interface	12
7.3 I2S interface	12
7.4 SPI interface	13
8 Boot options	14
9 Reset	15
9.1 Hard Reset.....	15
9.2 Soft Reset	15
10 Clocking	16
10.1 32-kHz watchdog timer clock input.....	16
11 Power	17
11.1 Power modes	17
12 Configuration options	19
13 Digital I/Os	20
14 GPIOs	21
15 EMI	22
16 System-level ESD	23
17 Pin configuration	24
18 Pin description	25
19 Electrical specifications	29
19.1 Absolute maximum ratings	29
19.2 Operating conditions.....	29
19.3 DC specifications.....	30
19.4 MIPI D-PHY electrical characteristics	32
20 Thermal characteristics	33
21 AC timing parameters	34
21.1 MIPI data to clock timing reference	34
21.2 Reference clock specifications.....	34
21.3 MIPI CSI signal low power AC characteristics	35
21.4 AC specifications.....	35
21.5 Serial peripherals timing	36
22 Reset sequence	41
23 Ordering Information	42
23.1 Ordering code definitions.....	42
24 Package diagram	43

Table of contents

25 Acronyms	44
26 Document conventions	45
26.1 Units of measure	45
27 Errata	46
27.1 Part numbers affected	46
27.2 Qualification status.....	46
27.3 Errata	46
Revision history	51

1 Functional overview

Infineon's EZ-USB™ CX3 is the next-generation bridge controller that can connect devices with the Mobile Industry Processor Interface – Camera Serial Interface 2 (MIPI CSI-2) interface to any USB 3.0 Host.

CX3 has a 4-lane CSI-2 receiver with up to 1 Gbps on each lane. It supports video data formats such as RAW8/10/12/14, YUV422 (CCIR/ITU 8/10-bit), RGB888/666/565, and user-defined 8-bit.

CX3 has integrated the USB 3.0 and USB 2.0 physical layers (PHYs) along with a 32-bit ARM926EJ-S microprocessor for powerful data processing and for building custom applications.

CX3 contains 512 KB of on-chip SRAM (see [“Ordering Information”](#) on page 42) for code and data. EZ-USB™ CX3 also provides interfaces to connect to serial peripherals such as UART, SPI, I²C, and I²S.

CX3 comes with application development tools. The software development kit comes with application examples for accelerating time-to-market.

CX3 complies with the USB 3.0 v1.0 specification and is also backward compatible with USB 2.0. It also complies with the MIPI CSI-2 v1.01, revision 0.04 specification dated 2nd April 2009.

2 Application examples

In a typical application (see [Figure 1](#)), CX3 acts as the main processor and connects to an image sensor, an audio device, or camera control devices amongst others.




Figure 1 EZ-USB™ CX3 example application

3 USB interface

CX3 complies with the following specifications and supports the following features:

- Supports USB peripheral functionality compliant with USB 3.0 Specification, Revision 1.0, and is also backward compatible with the USB 2.0 Specification.
- As a peripheral, CX3 is capable of SuperSpeed, High-Speed, and Full-Speed.
- Supports up to 16 IN and 16 OUT endpoints
- As a USB peripheral, CX3 supports USB-attached storage (UAS), USB Video Class (UVC), and Media Transfer Protocol (MTP) USB peripheral classes. As a USB peripheral, all other device classes are supported only in pass-through mode when handled entirely by a host processor external to the device.




Figure 2 USB interface signals

3.1 ReNumeration

Because of CX3’s soft configuration, one chip can take on the identities of multiple distinct USB devices.

When first plugged into USB, CX3 enumerates automatically with the Cypress Vendor ID (0x04B4) and downloads the firmware and USB descriptors over the USB interface. The downloaded firmware executes an electrical disconnect and connect. CX3 enumerates again, this time as a device defined by the downloaded information. This patented two-step process, called ReNumeration, happens instantly when the device is plugged in.

3.2 VBUS overvoltage protection

The maximum input voltage on CX3's VUSB pin is 6 V. A charger can supply up to 9 V on VUSB. In this case, an external overvoltage protection (OVP) device is required to protect CX3 from damage on VUSB. **Figure 3** shows the system application diagram with an OVP device connected on VUSB. Refer to “**DC specifications**” on page 30 for the operating range of VUSB.

Note The VBUS pin of the USB connector should be connected to the VUSB pin of CX3.




Figure 3 System diagram with OVP device for VUSB

4 MIPI CSI-2 RX interface

The Mobile Industry Processor Interface (MIPI) association defined the Camera Serial Interface 2 (CSI-2) standard to enable image data to be sent on high-bandwidth serial lines.

CX3 implements a MIPI CSI-2 Receiver with the following features:

1. It can receive clock and data in 1, 2, 3, or 4 lanes. (CYUSB3065 part supports up to four lanes; CYUSB3064 part supports up to two lanes)
2. Up to 1 Gbps of data on each CSI lane is supported (total maximum bandwidth should not exceed 2.4 Gbps).
3. Video formats such as RAW8/10/12/14, YUV422 (CCIR/ITU 8/10-bit), RGB888/666/565, and User-Defined 8-bit are supported
4. A CCI interface (compatible with 100-kHz or 400-kHz I²C interface with 7-bit addressing) is provided to configure the sensor.
5. GPIOs are available for synchronization of external flash or lighting system with image sensors to illuminate the scene that improves the image quality by improving Signal to noise ratio.
6. GPIOs can also be used to synchronize the image sensor with external events, so that image can be captured based on external event.
7. Serial interfaces (such as I²C, I²S, SPI, UART) are available to implement camera functions such as Auto focus and Pan, Tilt, Zoom (PTZ)

4.1 Additional outputs

In addition to the standard MIPI CSI-2 signals, the following three additional outputs are provided:

1. XRST: this can be used to reset the image sensor
2. XSHUTDOWN: this pin can be used to put the sensor to a standby/shutdown mode
3. MCLK: this pin can provide the clock output. It can be used only for testing the image sensor. For production, use an external clock generator as clock input for image sensors.

5 CPU

CX3 has an on-chip 32-bit, 200-MHz ARM926EJ-S core CPU. The core has direct access to 16 KB of Instruction Tightly Coupled Memory (TCM) and 8 KB of data TCM. The ARM926EJ-S core provides a JTAG interface for firmware debugging.

CX3 offers the following advantages:

- Integrates 512 KB of embedded SRAM for code and data and 8 KB of instruction cache and data cache.
- Implements efficient and flexible DMA connectivity between the various peripherals (such as, USB, CSI-2 Rx, I²S, SPI, and UART), requiring firmware only to configure data accesses between peripherals, which are then managed by the DMA fabric.
- Allows easy application development on industry-standard development tools for ARM926EJ-S.

Examples of the CX3 firmware are available with the Infineon EZ-USB™ CX3 Development Kit. Software APIs that can be ported to an external processor are available with the Infineon EZ-USB™ CX3 Software Development Kit.

6 JTAG interface

CX3's JTAG interface has a standard five-pin interface to connect to a JTAG debugger in order to debug firmware through the CPU-core's on-chip-debug circuitry.

Industry-standard debugging tools for the ARM926EJ-S core can be used for the CX3 application development.

7 Other interfaces

CX3 supports the following serial peripherals:

- UART
- I²C
- I²S
- SPI

The “[CYUSB306X pin list](#)” on page 25 shows the details of how these interfaces are mapped.

7.1 UART interface

The UART interface of CX3 supports full-duplex communication. It includes the signals noted in [Table 1](#).

Table 1 UART interface signals

Signal	Description
TX	Output signal
RX	Input signal
CTS	Flow control
RTS	Flow control

The UART is capable of generating a range of baud rates, from 300 bps to 4608 Kbps, selectable by the firmware. If flow control is enabled, then CX3's UART only transmits data when the CTS input is asserted. In addition to this, CX3's UART asserts the RTS output signal, when it is ready to receive data.

7.2 I²C interface

CX3's I²C interface is compatible with the I²C Bus Specification Revision 3. This I²C interface is capable of operating only as I²C master; therefore, it may be used to communicate with other I²C slave devices. For example, CX3 may boot from an EEPROM connected to the I²C interface, as a selectable boot option.

CX3's I²C Master Controller also supports multi-master mode functionality.

The power supply for the I²C interface is V_{DDIO1}, which is a separate power domain from the other serial peripherals. This gives the I²C interface the flexibility to operate at a different voltage than the other serial interfaces.

The I²C controller supports bus frequencies of 400 kHz, and 1 MHz. When V_{DDIO1} is 1.8 V, 2.5 V, or 3.3 V, the operating frequencies supported are 400 kHz and 1 MHz. The I²C controller supports the clock-stretching feature to enable slower devices to exercise flow control.

The I²C interface's SCL and SDA signals require external pull-up resistors. The pull-up resistors must be connected to V_{DDIO1}.

Note I²C addresses with the pattern 0x0000111x are used internally and no slave devices with those addresses should be connected to the bus.

7.3 I²S interface

CX3 has an I²S port to support external audio codec devices. CX3 functions as I²S Master as transmitter only. The I²S interface consists of four signals: clock line (I2S_CLK), serial data line (I2S_SD), word select line (I2S_WS), and master system clock (I2S_MCLK). CX3 can generate the system clock as an output on I2S_MCLK or accept an external system clock input on I2S_MCLK.

The sampling frequencies supported by the I²S interface are 8 kHz, 16 kHz, 32 kHz, 44.1 kHz, 48 kHz, 96 kHz, and 192 kHz.

7.4 SPI interface

CX3 supports an SPI Master interface on the Serial Peripherals port. The maximum operation frequency is 33 MHz. The SPI controller supports four modes of SPI communication (see **“SPI timing specification”** on page 39 for details on the modes) with the Start-Stop clock. This controller is a single-master controller with a single automated SSN control. It supports transaction sizes ranging from 4 bits to 32 bits.

8 Boot options

CX3 can load boot images from various sources, selected by the configuration of the PMODE pins. Following are the CX3 boot options:

- Boot from USB
- Boot from I²C
- Boot from SPI
 - Infineon SPI flash parts supported are S25FS064S (64-Mb), S25FS128S (128-Mb) and S25LFL064L (64-Mb).
 - W25Q32FW (32-Mb) is also supported.

Table 2 CX3 booting options

PMODE[2:0] ^[1]	Boot from
F11	USB boot
F1F	I ² C, On failure, USB boot is enabled
1FF	I ² C only
0F1	SPI, On failure, USB boot is enabled

Note

1. F indicates Floating.

9 Reset

9.1 Hard Reset

A hard reset is initiated by asserting the RESET# pin on CX3. The specific reset sequence and timing requirements are detailed in [Figure 11](#) and [Table 18](#). All I/Os are tristated during a hard reset.

An additional reset pin called MIPI_RESET is provided that resets the MIPI CSI-2 core. It should be pulled down with a resistor for normal operation.

9.2 Soft Reset

There are two types of Soft Reset:

- CPU Reset – The CPU Program Counter is reset. Firmware does not need to be reloaded following a CPU Reset.
- Whole Device Reset – This reset is identical to Hard Reset. The firmware must be reloaded following a Whole Device Reset.

10 Clocking

CX3 requires two clocks for normal operation:

1. A 19.2-MHz clock to be connected at the CLKIN pin
2. A 6-MHz to 40-MHz clock to be connected at the REFCLK pin

Clock inputs to CX3 must meet the phase noise and jitter requirements specified in [Table 3](#).

The input clock frequency is independent of the clock and data rate of the CX3 core or any of the device interfaces (including the CSI-2 Rx Port). The internal PLL applies the appropriate clock-multiply option depending on the input frequency.

Note REFCLK belongs to VDDIO1 power domain and CLKIN belongs to CVDDQ power domain. If same source is used, the clock must be passed through a buffer with two outputs and then connected to the clock pins. Make sure to power the clock buffer, CVDDQ and VDDIO1 with same voltage.

Table 3 CX3 input clock specifications

Parameter	Description	Specification		Unit
		Min	Max	
Phase noise	100-Hz offset	-	-75	dB
	1-kHz offset	-	-104	dB
	10-kHz offset	-	-120	dB
	100-kHz offset	-	-128	dB
	1-MHz offset	-	-130	dB
Maximum frequency deviation	-	-	150	ppm
Duty cycle	-	30	70	%
Overshoot	-	-	3	%
Undershoot	-	-	-3	%
Rise time/fall time	-	-	3	ns

10.1 32-kHz watchdog timer clock input

CX3 includes a watchdog timer. The watchdog timer can be used to interrupt the ARM926EJ-S core, automatically wake up the CX3 in Standby mode, and reset the ARM926EJ-S core. The watchdog timer runs a 32-kHz clock, which may be optionally supplied from an external source on a dedicated CX3 pin.

The firmware can disable the watchdog timer.

[Table 4](#) provides the requirements for the optional 32-kHz clock input.

Table 4 32-kHz clock input requirements

Parameter	Min	Max	Unit
Duty cycle	40	60	%
Frequency deviation	-	±200	ppm
Rise time/fall time	-	200	ns

11 Power

CX3 has the following power supply domains:

- **IO_VDDQ**: This is a group of independent supply domains for digital I/Os.
 - **V_{DDIO1}**: GPIO, I²C, JTAG, XRST, XSHUTDOWN and REFCLK
 - **V_{DDIO2}**: UART and I²S (except MCLK)
 - **V_{DDIO3}**: I²S_MCLK and SPI
 - **C_{VDDQ}**: CLKIN
 - **V_{DD_MIP1}**: MIPI CSI-2 clock and data lanes
- **V_{DD}**: This is the supply voltage for the logic core. The nominal supply-voltage level is 1.2 V. This supplies the core logic circuits. The same supply must also be used for the following:
 - **A_{VDD}**: This is the 1.2 V supply for the PLL, crystal oscillator, and other core analog circuits.
 - **U3TXVDDQ/U3RXVDDQ**: These are the 1.2 V supply voltages for the USB 3.0 interface.
- **V_{USB}**: This is the 4 V to 6 V power supply for the USB I/O and analog circuits. This supply powers the USB transceiver through CX3's internal voltage regulator. V_{USB} is internally regulated to 3.3 V.

Note The different power supplies have to be powered on or off in a specific sequence as illustrated in [Figure 4](#).

11.1 Power modes

CX3 supports the following power modes:

- Normal mode: This is the full-functional operating mode. The internal CPU clock and the internal PLLs are enabled in this mode.
 - Normal operating power consumption does not exceed the sum of I_{CC} Core max and I_{CC} USB max (see [“DC specifications”](#) on page 30 for current consumption specifications).
 - The I/O power supplies V_{DDIO2} and V_{DDIO3} can be turned off when the corresponding interface is not in use. V_{DDIO1} should never be turned off for normal operation.
- Low-power modes (see [Table 5](#)):
 - Suspend mode with USB 3.0 PHY enabled
 - Standby mode
 - Core power-down mode

Power




Figure 4 Power-up sequence

Configuration options

12 Configuration options

Table 5 Entry and exit methods for Low-Power modes

Low-Power mode	Characteristics	Methods of Entry	Methods of Exit
Suspend Mode with USB 3.0 PHY Enabled	<ul style="list-style-type: none"> Power consumption in this mode does not exceed I_{SB1} USB 3.0 PHY is enabled and is in U3 mode (one of the suspend modes defined by the USB 3.0 specification). This one block alone is operational with its internal clock, while all other clocks are shut down All I/Os maintain their previous state Power supply for the wakeup source and core power must be retained. All other power domains can be turned on or off individually The states of the configuration registers, buffer memory, and all internal RAM are maintained All transactions must be completed before CX3 enters suspend mode (state of outstanding transactions are not preserved) The firmware resumes operation from where it was suspended (except when woken up by RESET# assertion) because the program counter does not reset 	<ul style="list-style-type: none"> Firmware executing on ARM926EJ-S core can put CX3 into the suspend mode. For example, on USB suspend condition, the firmware may decide to put CX3 into suspend mode 	<ul style="list-style-type: none"> D+ transitioning to low or high D- transitioning to low or high Resume condition on SSRX± Detection of VBUS Level detect on UART_CTS (programmable polarity) Assertion of RESET#
Standby Mode	<ul style="list-style-type: none"> The power consumption in this mode does not exceed $ISB3$ All configuration register settings and program/data RAM contents are preserved. However, data in the buffers or other parts of the data path, if any, is not guaranteed. Therefore, the external processor should take care that the data needed is read before putting CX3 into the standby mode The program counter is reset after waking up from the standby mode GPIO pins maintain their configuration Internal PLL is turned off USB transceiver is turned off ARM926EJ-S core is powered down. Upon wakeup, the core re-starts and runs the program stored in the program/data RAM Power supply for the wakeup source and core power must be retained. All other power domains can be turned on or off individually 	<ul style="list-style-type: none"> The firmware executing on ARM926EJ-S core or external processor configures the appropriate register 	<ul style="list-style-type: none"> Detection of VBUS Level detect on UART_CTS (programmable polarity) Assertion of RESET#
Core Power-down Mode	<ul style="list-style-type: none"> The power consumption in this mode does not exceed $ISB4$ Core power is turned off All buffer memory, configuration registers, and the program RAM do not maintain state. After exiting this mode, reload the firmware In this mode, all other power domains can be turned on or off individually 	<ul style="list-style-type: none"> Turn off V_{DD} 	<ul style="list-style-type: none"> Reapply V_{DD} Assertion of RESET#

Configuration options are available for specific usage models.

13 Digital I/Os

CX3 has internal firmware-controlled pull-up or pull-down resistors on all digital I/O pins. An internal 50-k Ω resistor pulls the pins high, while an internal 10-k Ω resistor pulls the pins low to prevent them from floating. The I/O pins may have the following states:

- Tristated (High-Z)
- Weak pull-up (via internal 50 k Ω)
- Pull-down (via internal 10 k Ω)
- Hold (I/O hold its value) when in low-power modes
- The JTAG TDI, TMC, and TRST# signals have fixed 50-k Ω internal pull-ups, and the TCK signal has a fixed 10-k Ω pull-down resistor.

All unused I/Os should be pulled high by using the internal pull-up resistors. All unused outputs should be left floating. All I/Os can be driven at full-strength, three-quarter strength, half-strength, or quarter-strength. These drive strengths are configured separately for each interface.

14 GPIOs

CX3 provides 12 pins for general purpose I/O (for example, can be used for lighting, sync-in, sync-out and so on). See [“Pin configuration”](#) on page 24 for pinout details.

All GPIO pins support an external load of up to 16 pF for every pin.

EMI

15 EMI

CX3 can meet EMI requirements outlined by FCC 15B (USA) and EN55022 (Europe) for consumer electronics at system level. CX3 can tolerate reasonable EMI, conducted by the aggressor, outlined by these specifications and continue to function as expected.

16 System-level ESD

CX3 has built-in ESD protection on the D+, D-, and GND pins on the USB interface. The ESD protection levels provided on these ports are:

- ± 2.2 -kV human body model (HBM) based on JESD22-A114 specification
- ± 6 -kV contact discharge and ± 8 -kV air gap discharge based on IEC61000-4-2 level 3A using external system-level protection devices
- ± 8 -kV contact discharge and ± 15 -kV air gap discharge based on IEC61000-4-2 level 4C using external system-level protection devices

This protection ensures that the device continues to function after ESD events up to the levels stated in this section.

The SSRX+, SSRX-, SSTX+, and SSTX- pins only have up to ± 2.2 -kV HBM internal ESD protection.

Pin configuration

17 Pin configuration




Figure 5 CX3 ball map (top view)

A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11
U3VSSQ	U3RXVDDQ	SSRXM	SSRXP	SSTXP	SSTXM	AVDD	VSS	DP	DM	GPIO[24]
B1	B2	B3	B4	B5	B6	B7	B8	B9	B10	B11
VDDIO3	VSS	GPIO[23]	GPIO[21]	U3TXVDDQ	CVDDQ	AVSS	VSS	VSS	VDD	TRST#
C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11
SPI_SSN / GPIO[54]	SPI_MISO / GPIO[55]	VDD	GPIO[26]	RESET#	GPIO[18]	GPIO[19]	GPIO[22]	GPIO[45]	TDO	I2S_MCLK / GPIO[57]
D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11
I2S_CLK / GPIO[50]	I2S_SD / GPIO[51]	I2S_WS / GPIO[52]	SPI_SCK / GPIO[53]	SPI_MOSI / GPIO[56]	CLKIN_32	CLKIN	VSS	I2C_SCL	I2C_SDA	GPIO[17]
E1	E2	E3	E4	E5	E6	E7	E8	E9	E10	E11
UART_CTS / GPIO[47]	VSS	VDDIO2	UART_RX / GPIO[49]	UART_TX / GPIO[48]	GPIO[20]	TDI	TMS	VDD	VUSB	VSS
F1	F2	F3	F4	F5	F6	F7	F8	F9	F10	F11
DNU	REFCLK	GPIO[44]	XRST	UART_RTS / GPIO[46]	TCK	DNU	DNU	DNU	DNU	VDD
G1	G2	G3	G4	G5	G6	G7	G8	G9	G10	G11
VSS	XSHUTDOWN	MCLK	PMODE[0] / GPIO[30]	GPIO[25]	HSYNC_test	DNU	DNU	DNU	DNU	VSS
H1	H2	H3	H4	H5	H6	H7	H8	H9	H10	H11
VDD	DNU	DNU	PMODE[1] / GPIO[31]	VSYN_test	MIPI RESET	DNU	PCLK_test	DNU	DNU	VDDIO1
J1	J2	J3	J4	J5	J6	J7	J8	J9	J10	J11
DNU	DNU	DNU	DNU	MIPI_D0P	MIPI_D1P ¹	MIPI_CP	MIPI_D2P ^{1,2}	MIPI_D2N ^{1,2}	DNU	VDD
K1	K2	K3	K4	K5	K6	K7	K8	K9	K10	K11
DNU	DNU	VSS	VSS	MIPI_D0N	MIPI_D1N ¹	MIPI_CN	MIPI_D3N ^{1,2}	DNU	DNU	DNU
L1	L2	L3	L4	L5	L6	L7	L8	L9	L10	L11
VSS	VSS	VSS	PMODE[2] / GPIO[32]	VDD_MIPI	VSS	VDD	MIPI_D3P ^{1,2}	VDDIO1	DNU	VSS

1. Unused MIPI input data lanes to be connected to GND.

2. The signals MIPI_D2N, MIPI_D2P, MIPI_D3N, and MIPI_D3P are not available in the CYUSB3064 part. These pins should be left "open" in the customer board.

Legend

	Ground
	USB PHY power supply; Clock power supply
	Power supply

Pin description

18 Pin description

Table 6 CYUSB306X pin list

Pin#	Pin name	I/O
CX3		
F10	DNU	I/O
F9	DNU	I/O
F7	DNU	I/O
G10	DNU	I/O
G9	DNU	I/O
F8	DNU	I/O
H10	DNU	I/O
H9	DNU	I/O
J10	DNU	I/O
H7	DNU	I/O
K11	DNU	I/O
L10	DNU	I/O
K10	DNU	I/O
K9	DNU	I/O
G7	DNU	I/O
G8	DNU	I/O
K2	DNU	I/O
J4	DNU	I/O
K1	DNU	I/O
J2	DNU	I/O
J3	DNU	I/O
J1	DNU	I/O
H2	DNU	I/O
H3	DNU	I/O
G6	HSYNC_test	I/O
H5	VSYNC_test	I/O
H8	PCLK_test	I/O
VDDIO1 power domain		
D11	GPIO[17]	I/O
C6	GPIO[18]	I/O
C7	GPIO[19]	I/O
E6	GPIO[20]	I/O
B4	GPIO[21]	I/O
C8	GPIO[22]	I/O
B3	GPIO[23]	I/O
A11	GPIO[24]	I/O
G5	GPIO[25]	I/O
C4	GPIO[26]	I/O
F3	GPIO[44]	I/O
C9	GPIO[45]	I/O

Pin description

Table 6 CYUSB306X pin list (continued)

Pin#	Pin name	I/O
CX3		
G4	PMODE[0] / GPIO[30]	I/O
H4	PMODE[1] / GPIO[31]	I/O
L4	PMODE[2] / GPIO[32]	I/O
F1	DNU	I/O
H6	MIPI RESET	I/O
C5	RESET#	I
F4	XRST	O
G2	XSHUTDOWN	O
G3	MCLK	O
VDDIO2 power domain		
F5	UART_RTS / GPIO[46]	I/O
E1	UART_CTS / GPIO[47]	I/O
E5	UART_TX / GPIO[48]	I/O
E4	UART_RX / GPIO[49]	I/O
D1	I2S_CLK / GPIO[50]	I/O
D2	I2S_SD / GPIO[51]	I/O
D3	I2S_WS / GPIO[52]	I/O
VDDIO3 power domain		
D4	SPI_SCK / GPIO[53]	I/O
C1	SPI_SSN / GPIO[54]	I/O
C2	SPI_MISO / GPIO[55]	I/O
D5	SPI_MOSI / GPIO[56]	I/O
C11	I2S_MCLK / GPIO[57]	I/O
USB port (U3TXVDDQ/U3RXVDDQ power domain)		
A3	SSRXM	I
A4	SSRXP	I
A6	SSTXM	O
A5	SSTXP	O
USB port (VUSB power domain)		
A9	DP	I/O
A10	DM	I/O
VDDIO1 power domain		
F2	REFCLK	I
VDD_MIPI power domain		
J7	MIPI_CP	I
K7	MIPI_CN	I
J5	MIPI_D0P	I
K5	MIPI_D0N	I
J6	MIPI_D1P ¹	I
K6	MIPI_D1N ¹	I
J9	MIPI_D2N ^{1,2}	I

Pin description

Table 6 CYUSB306X pin list (continued)

Pin#	Pin name	I/O
CX3		
J8	MIPI_D2P ^{1,2}	I
L8	MIPI_D3P ^{1,2}	I
K8	MIPI_D3N ^{1,2}	I
CVDDQ power domain		
D7	CLKIN	I
D6	CLKIN_32	I
VDDIO1 power domain		
D9	I2C_SCL	I/O
D10	I2C_SDA	I/O
E7	TDI	I
C10	TDO	O
B11	TRST#	I
E8	TMS	I
F6	TCK	I
Power domains		
E10	VUSB	PWR
A1	U3VSSQ	PWR
H11	VDDIO1	PWR
L9	VDDIO1	PWR
E3	VDDIO2	PWR
B1	VDDIO3	PWR
B6	CVDDQ	PWR
B5	U3TXVDDQ	PWR
A2	U3RXVDDQ	PWR
A7	AVDD	PWR
B7	AVSS	PWR
L5	VDD_MIPI	PWR
B10	VDD	PWR
J11	VDD	PWR
C3	VDD	PWR
E9	VDD	PWR
F11	VDD	PWR
H1	VDD	PWR
L7	VDD	PWR
D8	VSS	PWR
E2	VSS	PWR
E11	VSS	PWR
G1	VSS	PWR
A8	VSS	PWR
G11	VSS	PWR
L1	VSS	PWR

Pin description

Table 6 CYUSB306X pin list (continued)

Pin#	Pin name	I/O
CX3		
B8	VSS	PWR
L6	VSS	PWR
B2	VSS	PWR
L11	VSS	PWR
B9	VSS	PWR
K4	VSS	PWR
L3	VSS	PWR
K3	VSS	PWR
L2	VSS	PWR

1. Unused MIPI input data lanes to be connected to GND.
2. The signals MIPI_D2N, MIPI_D2P, MIPI_D3N, and MIPI_D3P are not available in the CYUSB3064 part. These pins should be left "open" in the customer board.

Electrical specifications

19 Electrical specifications

19.1 Absolute maximum ratings

Exceeding maximum ratings may shorten the useful life of the device.

Storage temperature	-65°C to +150°C
Supply voltage to ground potential V_{DD} , A_{VDDQ}	1.25 V
V_{DDIO1} , V_{DDIO2} , V_{DDIO3}	3.6 V
$U3TX_{VDDQ}$, $U3RX_{VDDQ}$	1.25 V
DC input voltage to any input pin	$V_{CC} + 0.3$
DC voltage applied to outputs in high-Z state (V_{CC} is the corresponding I/O voltage)	$V_{CC} + 0.3$
Maximum latch-up current	140 mA
Maximum output short-circuit current for all I/O configurations. ($V_{OUT} = 0$ V)	-100 mA

19.2 Operating conditions

T_A (ambient temperature under bias) Commercial Industrial	0°C to +70°C -40°C to +85°C
V_{DD} , A_{VDDQ} , $U3TX_{VDDQ}$, $U3RX_{VDDQ}$ Supply voltage	1.15 V to 1.25 V
V_{USB} supply voltage	4 V to 6 V
V_{DDIO1} , V_{DDIO2} , V_{DDIO3} , C_{VDDQ} Supply voltage	1.7 V to 3.6 V

Electrical specifications

19.3 DC specifications

Table 7 DC specifications

Parameter	Description	Min	Max	Unit	Notes
V _{DD}	Core voltage supply	1.15	1.25	V	1.2-V typical
A _{VDD}	Analog voltage supply	1.15	1.25	V	1.2-V typical
V _{DD_MIP1}	MIPI bridge D-PHY supply voltage	1.15	1.25	V	1.2-V typical
V _{DDIO1}	I ² C, JTAG and GPIO power domain	1.7	3.6	V	1.8-, 2.5-, and 3.3-V typical
V _{DDIO2}	UART/I ² S power supply domain	1.7	3.6	V	1.8-, 2.5-, and 3.3-V typical
V _{DDIO3}	SPI/I ² S power supply domain	1.7	3.6	V	1.8-, 2.5-, and 3.3-V typical
V _{USB}	USB voltage supply	4	6	V	5-V typical
U3TX _{VDDQ}	USB 3.0 1.2-V supply	1.15	1.25	V	1.2-V typical. A 22-μF bypass capacitor is required on this power supply.
U3RX _{VDDQ}	USB 3.0 1.2-V supply	1.15	1.25	V	1.2-V typical. A 22-μF bypass capacitor is required on this power supply.
C _{VDDQ}	Clock voltage supply	1.7	3.6	V	1.8-, 3.3-V typical
V _{IH1}	Input HIGH voltage 1	$0.625 \times V_{CC}$	$V_{CC} + 0.3$	V	For $2.0\text{ V} \leq V_{CC} \leq 3.6\text{ V}$ (except USB and MIPI CSI-2 pins). V_{CC} is the corresponding I/O voltage supply.
V _{IH2}	Input HIGH voltage 2	$V_{CC} - 0.4$	$V_{CC} + 0.3$	V	For $1.7\text{ V} \leq V_{CC} \leq 2.0\text{ V}$ (except USB and MIPI CSI-2 pins). V_{CC} is the corresponding I/O voltage supply.
V _{IL}	Input LOW voltage	-0.3	$0.25 \times V_{CC}$	V	V_{CC} is the corresponding I/O voltage supply.
V _{OH}	Output HIGH voltage	$0.9 \times V_{CC}$	-	V	$I_{OH}(\text{max}) = -100\ \mu\text{A}$ tested at quarter drive strength. V_{CC} is the corresponding I/O voltage supply. See Table 8 for values of I_{OH} at various drive strength and V_{CC} .
V _{OL}	Output LOW voltage	-	$0.1 \times V_{CC}$	V	$I_{OL}(\text{min}) = +100\ \mu\text{A}$ tested at quarter drive strength. V_{CC} is the corresponding I/O voltage supply. See Table 8 for values of I_{OL} at various drive strength and V_{CC} .
I _{IX}	Input leakage current for all pins except SSTXP/SSXM/SSRXP/SSRM	-1	1	μA	All I/O signals held at V _{DDQ} (For I/Os with a pull-up or pull-down resistor connected, the leakage current increases by V _{DDQ} /R _{PU} or V _{DDQ} /R _{PD})

Electrical specifications

Table 7 DC specifications (continued)

Parameter	Description	Min	Max	Unit	Notes
I_{OZ}	Output High-Z leakage current for all pins except SSTXP/SSXM/SSRXP/SSRXM and MIPI CSI-2 signals	-1	1	μA	All I/O signals held at V_{DDQ}
I_{CC} Core	Core and analog voltage operating current	-	192	mA	Total current through A_{VDD} , V_{DD}
I_{CC} USB	USB voltage supply operating current	-	60	mA	-
I_{SB1}	Total suspend current during suspend mode with USB 3.0 PHY enabled	Core: 558.35 μA	-	μA	Core Current is measured through V_{DD} , A_{VDD} and V_{DD_MIPI} .
		I/O: 4.58 μA	-	μA	
		USB: 4672 μA	-	μA	I/O Current is measured through V_{DDIO1} to V_{DDIO3} .
I_{SB3}	Total standby current during core power-down mode	Core: 148.31 μA	-	μA	USB Current is measured through V_{USB} , $U3TX_{VDDQ}$ and $U3RX_{VDDQ}$.
		I/O: 3.16 μA	-	μA	
		USB: 15.8 μA	-	μA	
V_{RAMP}	Voltage ramp rate on core and I/O supplies	0.2	12	V/m s	Voltage ramp must be monotonic
V_N	Noise level permitted on V_{DD} and I/O supplies	-	100	mV	Max p-p noise level permitted on all supplies except A_{VDD}
V_{N_AVDD}	Noise level permitted on A_{VDD} supply	-	20	mV	Max p-p noise level permitted on A_{VDD}

Table 8 I_{OH}/I_{OL} values for different drive strength and V_{DDIO} values

V_{DDIO} (V)	V_{OH} (V)	V_{OL} (V)	Drive strength	I_{OH} max (mA)	I_{OL} min (mA)
1.7	1.53	0.17	Quarter	1.02	2.21
			Half	1.51	3.28
			Three-Quarters	1.83	3.85
			Full	2.28	4.73
2.5	2.25	0.25	Quarter	5.03	3.96
			Half	7.38	5.84
			Three-Quarters	8.89	6.89
			Full	11.07	8.61
3.6	3.24	0.36	Quarter	7.80	5.74
			Half	11.36	8.64
			Three-Quarters	13.64	10.15
			Full	16.92	12.67

Electrical specifications

19.4 MIPI D-PHY electrical characteristics

Table 9 MIPI D-PHY electrical characteristics

Parameter	Description	Specifications			Unit
		Min	Nom	Max	
MIPI D-PHY RX DC characteristics					
V _{PIN}	Pin signal voltage range	-50	-	1350	mV
V _{IH}	Logic 1 input voltage	880	-	-	mV
V _{IL}	Logic 0 input voltage	-	-	550	mV
V _{CMRX (DC)}	Common-mode voltage HS receiver mode	70	-	330	mV
V _{IDTH}	Differential input high threshold		-	70	mV
V _{IDTL}	Differential input low threshold	-70	-	-	mV
V _{IHHS}	Single-ended input high voltage		-	460	mV
V _{ILHS}	Single-ended input low voltage	-40	-	-	mV

20 Thermal characteristics

Table 10 Thermal characteristics

Parameter	Description	Value	Unit
$T_{J\text{ MAX}}$	Maximum Junction Temperature	125	°C
Θ_{JA}	Thermal resistance (junction to ambient)	24.4	°C/W
Θ_{JB}	Thermal resistance (junction to board)	17.27	°C/W
Θ_{JC}	Thermal resistance (junction to case)	5.5	°C/W

21 AC timing parameters

21.1 MIPI data to clock timing reference




Figure 6 MIPI CSI signal data to clock timing reference

Table 11 MIPI data to clock timing reference

Parameter	Description	Min	Max	Unit
T_{SKEW}	Data to clock skew measured at the transmitter	-0.15	0.15	U_{INST}
T_{SETUP}	Data to clock setup time at receiver	0.15	-	U_{INST}
T_{HOLD}	Clock to data hold time at receiver	0.15	-	U_{INST}
U_{INST}	One data bit time (instantaneous)	1	12.5	ns
T_{CLKp}	Period of dual data rate clock	2	25	ns

21.2 Reference clock specifications

Table 12 Reference clock specifications

Parameter	Description	Min	Max	Unit	Notes
RefClk	Reference clock frequency	6	40	MHz	-
RefClkDutyCyl	Duty cycle	40%	60%	-	-
RefClkJ	Reference clock input period jitter	-100	100	ps	-

21.3 MIPI CSI signal low power AC characteristics




Figure 7 MIPI CSI bus input glitch rejection

Table 13 MIPI CSI signal low power AC characteristics

Parameter	Description	Min	Max	Unit	Notes
e_{SPIKE}	Input noise rejection	-	300	V.ps	Time-voltage integration of a spike above V_{IL} when being in LP-0 or below V_{IH} when being in LP-1 state. An impulse less than this will not change the receiver state.
$T_{\text{MIN-RX}}$	Minimum pulse width response	20	-	ns	An input pulse greater than this shall toggle the output.
V_{INT}	peak interference amplitude	-	200	mV	-
F_{INT}	Interference frequency	450	-	MHz	-
T_{LPX}	Length of any low power state period	50	-	ns	-

21.4 AC specifications

Table 14 AC specifications

Parameter	Description	Min	Max	Unit	Details / conditions
$\Delta V_{\text{CMRX(HF)}}$	Common-mode interference beyond 450 MHz	-	100	mV	$\Delta V_{\text{CMRX(HF)}}$ is the peak amp. Of a sine wave superimposed on the receiver inputs.
$\Delta V_{\text{CMRX(LF)}}$	Common-mode interference beyond 50 - 450 MHz	-50	50	mV	Excluding static ground shift of 50 mV. Voltage difference compared to the DC average common-mode potential

AC timing parameters

21.5 Serial peripherals timing

21.5.1 I²C timing




Figure 8 I²C timing definition

Table 15 I²C timing parameters^[2]

Parameter	Description	Min	Max	Unit
I²C Standard Mode parameters				
f_{SCL}	SCL clock frequency	0	100	kHz
$t_{HD;STA}$	Hold time START condition	4	–	μ s
t_{LOW}	LOW period of the SCL	4.7	–	μ s
t_{HIGH}	HIGH period of the SCL	4	–	μ s
$t_{SU;STA}$	Setup time for a repeated START condition	4.7	–	μ s
$t_{HD;DAT}$	Data hold time	0	–	μ s
$t_{SU;DAT}$	Data setup time	250	–	ns
t_r	Rise time of both SDA and SCL signals	–	1000	ns
t_f	Fall time of both SDA and SCL signals	–	300	ns
$t_{SU;STO}$	Setup time for STOP condition	4	–	μ s
t_{BUF}	Bus free time between a STOP and START condition	4.7	–	μ s
$t_{VD;DAT}$	Data valid time	–	3.45	μ s
$t_{VD;ACK}$	Data valid ACK	–	3.45	μ s
t_{SP}	Pulse width of spikes that must be suppressed by input filter	n/a	n/a	

Note

- All parameters guaranteed by design and validated through characterization.

AC timing parameters

Table 15 I²C timing parameters^[2] (continued)

Parameter	Description	Min	Max	Unit
I²C Fast Mode parameters				
f _{SCL}	SCL clock frequency	0	400	kHz
t _{HD:STA}	Hold time START condition	0.6	–	μs
t _{LOW}	LOW period of the SCL	1.3	–	μs
t _{HIGH}	HIGH period of the SCL	0.6	–	μs
t _{SU:STA}	Setup time for a repeated START condition	0.6	–	μs
t _{HD:DAT}	Data hold time	0	–	μs
t _{SU:DAT}	Data setup time	100	–	ns
t _r	Rise time of both SDA and SCL signals	–	300	ns
t _f	Fall time of both SDA and SCL signals	–	300	ns
t _{SU:STO}	Setup time for STOP condition	0.6	–	μs
t _{BUF}	Bus free time between a STOP and START condition	1.3	–	μs
t _{VD:DAT}	Data valid time	–	0.9	μs
t _{VD:ACK}	Data valid ACK	–	0.9	μs
t _{SP}	Pulse width of spikes that must be suppressed by input filter	0	50	ns
I²C Fast Mode Plus parameters				
f _{SCL}	SCL clock frequency	0	1000	kHz
t _{HD:STA}	Hold time START condition	0.26	–	μs
t _{LOW}	LOW period of the SCL	0.5	–	μs
t _{HIGH}	HIGH period of the SCL	0.26	–	μs
t _{SU:STA}	Setup time for a repeated START condition	0.26	–	μs
t _{HD:DAT}	Data hold time	0	–	μs
t _{SU:DAT}	Data setup time	50	–	ns
t _r	Rise time of both SDA and SCL signals	–	120	ns
t _f	Fall time of both SDA and SCL signals	–	120	ns
t _{SU:STO}	Setup time for STOP condition	0.26	–	μs
t _{BUF}	Bus-free time between a STOP and START condition	0.5	–	μs
t _{VD:DAT}	Data valid time	–	0.45	μs
t _{VD:ACK}	Data valid ACK	–	0.55	μs
t _{SP}	Pulse width of spikes that must be suppressed by input filter	0	50	ns

Note

2. All parameters guaranteed by design and validated through characterization.

21.5.2 I²S timing diagram




Figure 9 I²S transmit cycle

Table 16 I²S timing parameters^[3]

Parameter	Description	Min	Max	Unit
t_T	I ² S transmitter clock cycle	t_{TR}	–	ns
t_{TL}	I ² S transmitter cycle LOW period	$0.35 t_{TR}$	–	ns
t_{TH}	I ² S transmitter cycle HIGH period	$0.35 t_{TR}$	–	ns
t_{TR}	I ² S transmitter rise time	–	$0.15 t_{TR}$	ns
t_{TF}	I ² S transmitter fall time	–	$0.15 t_{TR}$	ns
t_{Thd}	I ² S transmitter data hold time	0	–	ns
t_{Td}	I ² S transmitter delay time	–	$0.8 t_T$	ns

Note t_T is selectable through clock gears. Max t_{TR} is designed for 96-kHz codec at 32 bits to be 326 ns (3.072 MHz).

Note

3. All parameters guaranteed by design and validated through characterization.

21.5.3 SPI timing specification




Figure 10 SPI timing

AC timing parameters

Table 17 SPI timing parameters^[4]

Parameter	Description	Min	Max	Unit
f_{op}	Operating frequency	0	33	MHz
t_{sck}	Cycle time	30	–	ns
t_{wsck}	Clock HIGH/LOW time	13.5	–	ns
t_{lead}	SSN-SCK lead time	$1/2 t_{sck}^{[5]} - 5$	$1.5 t_{sck}^{[5]} + 5$	ns
t_{lag}	Enable lag time	0.5	$1.5 t_{sck}^{[5]} + 5$	ns
t_{rf}	Rise/fall time	–	8	ns
t_{sdd}	Output SSN to valid data delay time	–	5	ns
t_{dv}	Output data valid time	–	5	ns
t_{di}	Output data invalid	0	–	ns
t_{ssnh}	Minimum SSN HIGH time	10	–	ns
t_{sdi}	Data setup time input	8	–	ns
t_{hoi}	Data hold time input	0	–	ns
t_{dis}	Disable data output on SSN HIGH	0	–	ns

Notes

4. All parameters guaranteed by design and validated through characterization.
5. Depends on LAG and LEAD setting in the SPI_CONFIG register.

Reset sequence

22 Reset sequence

CX3's hard reset sequence requirements are specified in this section.

Table 18 Reset and standby timing parameters

Parameter	Definition	Conditions	Min (ms)	Max (ms)
t_{RPW}	Minimum RESET# pulse width	Clock Input	1	–
t_{RH}	Minimum HIGH on RESET#	–	5	–
t_{RR}	Reset recovery time (after which the boot loader begins firmware download)	Clock Input	1	–
t_{SBY}	Time to enter standby/suspend mode (from the time MAIN_CLOCK_EN/ MAIN_POWER_EN bit is set)	–	–	1
t_{WU}	Time to wakeup from standby	Clock Input	1	–
t_{WH}	Minimum time before standby/suspend source may be reasserted	–	5	–




Figure 11 Reset sequence

23 Ordering Information

Table 19 Ordering Information

Ordering code	MIPI CSI-2 lanes	Package type	Temperature grade
CYUSB3065-BZXI	4	121-ball BGA	Industrial
CYUSB3065-BZXC	4	121-ball BGA	Commercial
CYUSB3064-BZXI	2	121-ball BGA	Industrial
CYUSB3064-BZXC	2	121-ball BGA	Commercial

23.1 Ordering code definitions

CY	USB	3	06X	-	BZ	X	I
							Temperature grade: I = Industrial C = Commercial
							Pb-free
							Package type: BZ = 121-ball BGA
							X = 4 for up to 2 MIPI CSI-2 lanes X = 5 for up to 4 MIPI CSI-2 lanes
							Density: Base part number for USB 3.0
							Marketing code: USB = USB controller
							Company ID: CY = CYPRESS (an Infineon company)

Package diagram

24 Package diagram




Figure 12 121-ball BGA (10 × 10 × 1.7 mm) package outline, 001-87293

25 Acronyms

Table 20 Acronyms used in this document

Acronym	Description
CSI - 2	Camera Serial Interface - 2
DMA	Direct Memory Access
DNU	Do Not Use
HNP	Host Negotiation Protocol
MIPI	Mobile Industry Processor Interface
MMC	Multimedia Card
MTP	Media Transfer Protocol
PLL	Phase Locked Loop
PMIC	Power Management IC
SD	Secure Digital
SDIO	Secure Digital Input / Output
SLC	Single-Level Cell
SPI	Serial Peripheral Interface
SRP	Session Request Protocol
USB	Universal Serial Bus
WLCSP	Wafer Level Chip Scale Package

26 Document conventions

26.1 Units of measure

Table 21 Units of measure

Symbol	Units of measure
°C	degree Celsius
Mbps	Megabits per second
MBps	Megabytes per second
MHz	megahertz
μA	microampere
μs	microsecond
mA	milliampere
ms	millisecond
ns	nanosecond
Ω	ohm
pF	picofarad
V	volt

27 Errata

This section describes the errata for CX3. Details include errata trigger conditions, scope of impact, available workaround, and silicon revision applicability. Contact your local Infineon Sales Representative if you have questions.

27.1 Part numbers affected

Part number	Device characteristics
CYUSB306x-xxxx	All variants

27.2 Qualification status

Product Status: Production

27.3 Errata

The following table defines the errata applicability to available EZ-USB™ CX3 SuperSpeed USB Controller family devices.

Items	Part number	Silicon revision	Fix status
1. Turning off VDDIO1 during Normal, Suspend, and Standby modes causes the CX3 to stop working.	CYUSB306x-xxxx	All	Workaround provided
2. USB enumeration failure in USB boot mode when CX3 is self-powered.	CYUSB306x-xxxx	All	Workaround provided
3. Extra ZLP is generated by the COMMIT action in the GPIF II state.	CYUSB306x-xxxx	All	Workaround provided
4. Invalid PID Sequence in USB 2.0 ISOC data transfer.	CYUSB306x-xxxx	All	Workaround provided
5. USB data transfer errors are seen when ZLP is followed by data packet within same microframe.	CYUSB306x-xxxx	All	Workaround provided
6. Bus collision is seen when the I2C block is used as a master in the I2C Multi-master configuration.	CYUSB306x-xxxx	All	Use CX3 in single-master configuration
7. Low Power U1 Fast-Exit Issue with USB3.0 host controller.	CYUSB306x-xxxx	All	Workaround provided
8. USB data corruption when operating on hosts with poor link quality.	CYUSB306x-xxxx	All	Workaround provided
9. Device treats Rx Detect sequence from the USB 3.0 host as a valid U1 exit LFPS burst.	CYUSB306x-xxxx	All	Workaround provided
10. I2C Data Valid (tVD:DAT) specification violation at 400 kHz with a 40/60 duty cycle.	CYUSB306x-xxxx	All	No workaround needed
11. CX3 Device does not respond correctly to Port Capability Request from Host after multiple power cycles.	CYUSB306x-xxxx	All	Workaround provided

Errata

1. Turning off VDDIO1 during Normal, Suspend, and Standby modes causes the CX3 to stop working.

Problem definition	Turning off the VDDIO1 during Normal, Suspend, and Standby modes will cause the CX3 to stop working.
Parameters affected	N/A
Trigger condition(s)	This condition is triggered when the VDDIO1 is turned off during Normal, Suspend, and Standby modes.
Scope of impact	CX3 stops working.
Workaround	VDDIO1 must stay on during Normal, Suspend, and Standby modes.
Fix status	No fix. Workaround is required.

2. USB enumeration failure in USB boot mode when CX3 is self-powered.

Problem definition	When CX3 is self-powered and not connected to the USB host, it enters low-power mode and does not wake up when connected to USB host afterwards. This is because the bootloader does not check the VBUS pin on the connector to detect USB connection. It expects that the USB bus is connected to the host when it is powered on.
Parameters affected	N/A
Trigger condition(s)	This condition is triggered when the VDDIO1 is turned off during Normal, Suspend, and Standby modes.
Scope of impact	Device does not enumerate.
Workaround	CX3 stops working.
Fix status	No fix. Workaround is required.

3. Extra ZLP is generated by the COMMIT action in the GPIF II state.

Problem definition	When COMMIT action is used in a GPIF-II state without IN_DATA action then an extra Zero Length Packet (ZLP) is committed along with the data packets.
Parameters affected	N/A
Trigger condition(s)	This condition is triggered when COMMIT action is used in a state without IN_DATA action.
Scope of impact	Extra ZLP is generated.
Workaround	Use IN_DATA action along with COMMIT action in the same state.
Fix status	No fix. Workaround is required.

4. Invalid PID Sequence in USB 2.0 ISOC data transfer.

Problem definition	When the CX3 device is functioning as a high speed USB device with high bandwidth isochronous endpoints, the PID sequence of the ISO data packets is governed solely by the isomult setting. The length of the data packet is not considered while generating the PID sequence during each microframe. For example, even if a short packet is being sent on an endpoint with MULT set to 2; the PID used will be DATA2.
Parameters affected	N/A
Trigger condition(s)	This condition is triggered when high bandwidth ISOC transfer endpoints are used.
Scope of impact	ISOC data transfers failure.
Workaround	This problem can be worked around by reconfiguring the endpoint with a lower isomult setting prior to sending short packets, and then switching back to the original value.
Fix status	No fix. Workaround is required.

5. USB data transfer errors are seen when ZLP is followed by data packet within same microframe.

Problem definition	Some data transfer errors may be seen if a Zero Length Packet is followed very quickly (within one microframe or 125 μ s) by another data packet on a burst enabled USB IN endpoint operating at super speed.
Parameters affected	N/A
Trigger condition(s)	This condition is triggered in SuperSpeed transfer with ZLPs.
Scope of impact	Data failure and lower data speed.
Workaround	The solution is to ensure that some time is allowed to elapse between a ZLP and the next data packet on burst enabled USB IN endpoints. If this cannot be ensured at the data source, the CyU3PDmaChannelSetSuspend() API can be used to suspend the corresponding USB DMA socket on seeing the EOP condition. The channel operation can then be resumed as soon as the suspend callback is received.
Fix status	No fix. Workaround is required.

6. Bus collision is seen when the I²C block is used as a master in the I²C Multi-master configuration.

Problem definition	When CX3 is used as a master in the I ² C multi-master configuration, there can be occasional bus collisions.
Parameters affected	N/A
Trigger condition(s)	This condition is triggered only when the CX3 I2C block operates in Multi-master configuration.
Scope of impact	The CX3 I2C block can transmit data when the I2C bus is not idle leading to bus collision.
Workaround	Use CX3 as a single master.
Fix status	No fix.

Errata

7. Low Power U1 Fast-Exit Issue with USB3.0 host controller.

Problem definition	When CX3 device transitions from Low power U1 state to U0 state within 5 μ s after entering U1 state, the device sometimes fails to transition back to U0 state, resulting in USB Reset
Parameters affected	N/A
Trigger condition(s)	This condition is triggered during low power transition mode.
Scope of impact	Unexpected USB warm reset during data transfer.
Workaround	This problem can be worked around in the FW by disabling LPM (Link Power Management) during data transfer.
Fix status	FW workaround is proven and reliable.

8. USB data corruption when operating on hosts with poor link quality.

Problem definition	If CX3 is operating on a USB 3.0 link with poor signal quality, the device could send corrupted data on any of the IN endpoints (including the control endpoint).
Parameters affected	N/A
Trigger condition(s)	This condition is triggered when the USB3.0 link signal quality is very poor.
Scope of impact	Data corruption in any of the IN endpoints (including the control endpoint).
Workaround	The application firmware should perform an error recovery by stalling the endpoint on receiving CYU3P_USBEPSS_RESET_EVT event (available only with SDK 1.3.3 and above), and then stop and restart DMA path when the CLEAR_FEATURE request is received. Note For more details in application firmware, refer to GpiftoUsb example available with FX3 SDK.
Fix status	FW workaround is proven and reliable.

9. Device treats Rx Detect sequence from the USB 3.0 host as a valid U1 exit LFPS burst.

Problem definition	The USB 3.0 PHY in the CX3 device uses an electrical idle detector to determine whether LFPS is being received. The duration for which the receiver does not see an electrical idle condition is timed to detect various LFPS bursts. This implementation causes the device to treat an Rx Detect sequence from the USB host as a valid U1 exit LFPS burst.
Parameters affected	N/A
Trigger condition(s)	This condition is triggered when the USB host is initiating an Rx Detect sequence while the USB 3.0 Link State Machine on the CX3 is in the U1 state. Since the host will only perform Rx Detect sequence in the RX Detect and U2 states, the error condition is seen only in cases where the USB link on the host has moved into the U2 state while the link on CX3 is in the U1 state.
Scope of impact	CX3 moves into Recovery prematurely leading to a Recovery failure followed by Warm Reset and USB re-enumeration. This sequence can repeat multiple times resulting in data transfer failures.
Workaround	CX3 can be configured to transition from U1 to U2 a few microseconds before the host does so. This will ensure that the link will be in U2 on the device side before the host attempts any Rx Detect sequence; thereby preventing a false detection of U1 exit.
Fix status	Workaround is implemented in SDK library 1.3.4 and above.

Errata

10. I²C Data Valid (tVD:DAT) specification violation at 400 kHz with a 40/60 duty cycle.

Problem definition	I ² C Data Valid (tVD:DAT) parameter at 400 kHz with a 40/60 duty cycle is 1.0625 μs, which exceeds the I ² C specification limit of 0.9 μs.
Parameters affected	N/A
Trigger condition(s)	This violation occurs only at 400 kHz with a 40/60 duty cycle of the I2C clock.
Scope of impact	Setup time (tSUDAT) is met with a huge margin for the transmitted data for 400 kHz and so tvd:DAT violation will not cause any data integrity issues.
Workaround	No workaround needed.
Fix status	No fix needed.

11. CX3 Device does not respond correctly to Port Capability Request from Host after multiple power cycles.

Problem definition	During multiple power cycles, sometimes the CX3 device does not respond correctly to the Port Capability request (Link Packet) from the USB Controller. In view of this, CX3 does not get the subsequent Port Configuration request from the USB controller, resulting in SS.Disabled state. The device fails to recover from this state and finally results in enumeration failure.
Parameters affected	N/A
Trigger condition(s)	This condition is triggered when the CX3 provides an incorrect response to the Port Capability request from the host.
Scope of impact	Device fails to enumerate after multiple retries.
Workaround	Since the host does not send the Port Configuration request to the CX3 device, it causes a Port Configuration request timeout interrupt to be triggered in the device. This interrupt is handled in the FX3 SDK 1.3.4 onwards to generate and signal CY_U3P_USB_EVENT_LMP_EXCH_FAIL event to the application. This event should be handled in the user application such that it does a USB Interface Block Restart. Refer KBA225778 for more details and the firmware workaround example project.
Fix status	Suggested firmware work-around is proven and reliable.



Revision history

Revision history

Document revision	Date	Description of changes
*P	2023-04-27	Release to web.

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2023-04-27

Published by

**Infineon Technologies AG
81726 Munich, Germany**

**© 2023 Infineon Technologies AG.
All Rights Reserved.**

Do you have a question about this document?

Email:

erratum@infineon.com

Document reference

001-87516 Rev. *P

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.