

## Dual 30V P-Channel PowerTrench<sup>®</sup> MOSFET

## **General Description**


This P-Channel MOSFET is a rugged gate version of Fairchild's Semiconductor's advanced PowerTrench process. It has been optimized for power management applications requiring a wide range of gate drive voltage ratings (4.5V –20V).


## Applications

- Load switch
- Battery protection
- DC/DC conversion
- Power management

## Features

- $\label{eq:gamma} \begin{array}{ll} \bullet & -3.5 \mbox{ A}, -30 \mbox{ V}, & R_{\text{DS}(\text{ON})} = 45 \mbox{ m}\Omega \end{tabular} 0 \mbox{ V}_{\text{GS}} = -10 \mbox{ V}. \\ & R_{\text{DS}(\text{ON})} = 85 \mbox{ m}\Omega \end{tabular} 0 \mbox{ V}_{\text{GS}} = -4.5 \mbox{ V}. \end{array}$
- Extended  $V_{\text{GSS}}$  range (±20V) for battery applications
- Low gate charge (8nC typical)
- High performance trench technology for extremely low  $R_{\text{DS}(\text{ON})}$
- Low profile TSSOP-8 package





## Absolute Maximum Ratings TA=25°C unless otherwise noted

| Symbol                            | Parameter                              |               | Ratings       | Units         |  |
|-----------------------------------|--|---------------|---------------|---------------|--|
| V <sub>DSS</sub>                  | Drain-Source Voltage                   |               | -30           | V             |  |
| V <sub>GSS</sub>                  | Gate-Source Voltage                    |               | ±20           | V             |  |
| ID                                | Drain Current – Continuous             | (Note 1)      | -3.5          | A             |  |
|                                   | – Pulsed                               |               | -20           |               |  |
| P <sub>D</sub>                    | Power Dissipation for Single Operation | I (Note 1a)   | 1.0           | W             |  |
|                                   |  | (Note 1b)     | 0.6           |               |  |
| T <sub>J</sub> , T <sub>stg</sub> | Operating and Storage Junction Temp    | erature Range | –55 to +150 ° |               |  |
| Therma                            | I Characteristics                      |               |               |               |  |
| $R_{\theta JA}$                   | Thermal Resistance, Junction-to-Ambi   | ent (Note 1a) | 100           | °C/W          |  |
|                                   |  | (Note 1b)     | 125           |               |  |
|                                   | e Marking and Ordering In              |               | Tono width    | Quantitu      |  |
| Device                            | Marking Device                         | Reel Size     | Tape width    | Quantity      |  |
|                                   | 33 Si6933DQ                            | 13"           | 10            | nm 2500 units |  |

©2001 Fairchild Semiconductor Corporation


| Symbol                                      | Parameter   | Test Conditions  | Min | Тур            | Max            | Units |
|---|---|--|-----|----------------|----------------|-------|
| Off Char                                    | acteristics   | I  | 1   |                |                |       |
| BV <sub>DSS</sub>                           | Drain–Source Breakdown Voltage                        | $V_{GS} = 0 V$ , $I_D = -250 \mu A$  | -30 |                |                | V     |
| <u>ΔBV<sub>DSS</sub></u><br>ΔT <sub>J</sub> | Breakdown Voltage Temperature<br>Coefficient          | $I_D = -250 \ \mu\text{A}$ , Referenced to $25^{\circ}\text{C}$  |     | -22            |                | mV/°C |
| I <sub>DSS</sub>                            | Zero Gate Voltage Drain Current                       | $V_{\text{DS}} = -24 \text{ V}, \qquad V_{\text{GS}} = 0 \text{ V}$  |     |                | -1             | μA    |
| I <sub>GSSF</sub>                           | Gate-Body Leakage, Forward                            | $V_{GS} = -20 \text{ V}, \qquad V_{DS} = 0 \text{ V}$  |     |                | -100           | nA    |
| I <sub>GSSR</sub>                           | Gate-Body Leakage, Reverse                            | $V_{GS} = 20 \text{ V}, \qquad V_{DS} = 0 \text{ V}$   |     |                | 100            | nA    |
| On Char                                     | acteristics (Note 2)                                  | •  |     |                | •              |       |
| V <sub>GS(th)</sub>                         | Gate Threshold Voltage                                | $V_{\text{DS}} = V_{\text{GS}}, \qquad I_{\text{D}} = -250 \ \mu\text{A}$  | -1  | -1.8           | -3             | V     |
| $\frac{\Delta V_{GS(th)}}{\Delta T_J}$      | Gate Threshold Voltage<br>Temperature Coefficient     | $I_D = -250 \ \mu\text{A}$ , Referenced to $25^{\circ}\text{C}$  |     | 4.6            |                | mV/°C |
| R <sub>DS(on)</sub>                         | Static Drain–Source<br>On–Resistance                  | $ \begin{array}{ll} V_{GS} = -10 \ V, & I_D = -3.5 \ A \\ V_{GS} = -4.5 \ V, & I_D = -2.5 \ A \\ V_{GS} = -10 \ V, \ I_D = -3.5 \ A, \ T_J = 125^\circ C \end{array} $ |     | 28<br>42<br>38 | 45<br>85<br>54 | mΩ    |
| I <sub>D(on)</sub>                          | On-State Drain Current                                |  | -15 |                |                | Α     |
| <b>g</b> fs                                 | Forward Transconductance                              | $V_{DS} = -5 V$ , $I_D = -3.5 A$   |     | 12             |                | S     |
| Dvnamio                                     | Characteristics                                       | •  |     |                |                |       |
| C <sub>iss</sub>                            | Input Capacitance                                     |  |     | 854            |                | pF    |
| Coss  | Output Capacitance                                    | $V_{\rm DS} = -15 \text{ V},  V_{\rm GS} = 0 \text{ V},$   |     | 215            |                | pF    |
| C <sub>rss</sub>                            | Reverse Transfer Capacitance                          | f = 1.0 MHz  |     | 112            |                | pF    |
| Switchin                                    | g Characteristics (Note 2)                            |  | 1   |                | 1              |       |
| t <sub>d(on)</sub>                          | Turn–On Delay Time                                    |  |     | 9              | 20             | ns    |
| t <sub>r</sub>                              | Turn–On Rise Time                                     | $V_{GS} = -10 \text{ V}, \qquad R_{GEN} = 6 \Omega$  |     | 14             | 20             | ns    |
| t <sub>d(off)</sub>                         | Turn-Off Delay Time                                   |  |     | 29             | 60             | ns    |
| t <sub>f</sub>                              | Turn-Off Fall Time                                    |  |     | 15             | 20             | ns    |
| Q <sub>g</sub>                              | Total Gate Charge                                     | $V_{\text{DS}} = -15V, \qquad I_{\text{D}} = -3.5 \; \text{A},$  |     | 8              | 30             | nC    |
| Q <sub>gs</sub>                             | Gate-Source Charge                                    | $V_{GS} = -10 \text{ V}$   |     | 2.4            |                | nC    |
| Q <sub>gd</sub>                             | Gate-Drain Charge                                     |  |     | 3              |                | nC    |
| Drain-Se                                    | ource Diode Characteristics                           | and Maximum Ratings  |     |                |                |       |
| Is  | Maximum Continuous Drain–Source Diode Forward Current |  |     |                | -0.83          | Α     |
| V <sub>SD</sub>                             | Drain–Source Diode Forward<br>Voltage                 | $V_{GS} = 0 \ V,  I_S = -0.83 \ A \ (Note 2)$  |     | -0.7           | -1.2           | V     |


1.  $R_{eJA}$  is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{eJC}$  is guaranteed by design while  $R_{eCA}$  is determined by the user's board design.

a)  $R_{\theta JA}$  is 100°C/W (steady state) when mounted on a 1 inch<sup>2</sup> copper pad on FR-4.

b)  $R_{\theta JA}^{out}$  is 125°C/W (steady state) when mounted on a minimum copper pad on FR-4.

2. Pulse Test: Pulse Width < 300 $\mu$ s, Duty Cycle < 2.0%





### TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™ Bottomless™ CoolFET™ *CROSSVOLT*™ DenseTrench™ DOME™ **EcoSPARK™** E<sup>2</sup>CMOS<sup>™</sup> EnSigna™ FACT™ FACT Quiet Series<sup>™</sup> FAST ® FASTr™ FRFET™ GlobalOptoisolator<sup>™</sup> POP<sup>™</sup> GTO™ HiSeC™ ISOPLANAR™ LittleFET™ MicroFET™ MicroPak™ MICROWIRE™

**OPTOLOGIC™ OPTOPLANAR™** PACMAN™ Power247™ PowerTrench<sup>®</sup> QFET™ OS™ QT Optoelectronics<sup>™</sup> Quiet Series<sup>™</sup> SILENT SWITCHER®

SMART START™ VCX™ STAR\*POWER™ Stealth™ SuperSOT™-3 SuperSOT<sup>™</sup>-6 SuperSOT<sup>™</sup>-8 SyncFET™ TinyLogic™ TruTranslation™ UHC™ UltraFET<sup>®</sup>

STAR\*POWER is used under license

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY. FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS. NOR THE RIGHTS OF OTHERS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## PRODUCT STATUS DEFINITIONS

### **Definition of Terms**

| Product Status            | Definition  |  |  |  |
|---------------------------|---|--|--|--|
| Formative or<br>In Design | This datasheet contains the design specifications for<br>product development. Specifications may change in<br>any manner without notice.  |  |  |  |
| First Production          | This datasheet contains preliminary data, and<br>supplementary data will be published at a later date.<br>Fairchild Semiconductor reserves the right to make<br>changes at any time without notice in order to improve<br>design. |  |  |  |
| Full Production           | This datasheet contains final specifications. Fairchild<br>Semiconductor reserves the right to make changes at<br>any time without notice in order to improve design.   |  |  |  |
| Not In Production         | This datasheet contains specifications on a product<br>that has been discontinued by Fairchild semiconductor.<br>The datasheet is printed for reference information only.   |  |  |  |
|                           | Formative or<br>In Design<br>First Production<br>Full Production  |  |  |  |

Rev. H4