
74ACT11374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCAS217A - JULY 1987 - REVISED APRIL 1996

- Eight D-Type Flip-Flops in a Single Package
- 3-State Bus Driving True Outputs
- Full Parallel Access for Loading
- Inputs Are TTL-Voltage Compatible
- Flow-Through Architecture Optimizes
 PCB Layout
- Center-Pin V_{CC} and GND Configurations Minimize High-Speed Switching Noise
- EPIC[™] (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, and Standard Plastic 300-mil DIPs (NT)



description

This 8-bit flip-flop features 3-state outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops of the 74ACT11374 are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D) inputs.

An output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance third state provides the capability to drive bus lines in a bus-organized system without need for interface or pullup components.

OE does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The 74ACT11374 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE (each flip-flop)

| | INPUTS | | OUTPUT |
|----|--------------|---|--|
| OE | CLK | D | Q |
| L | 1 | Н | Н |
| L | \uparrow | L | L |
| L | L | Χ | Q ₀ |
| L | Н | Χ | Q ₀ Q ₀ Q ₀ |
| L | \downarrow | Χ | Q_0 |
| Н | Χ | Χ | Z |




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.




logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





74ACT11374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCAS217A - JULY 1987 - REVISED APRIL 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Supply voltage range, V _{CC} | 0.5 V to 7 V |
|--|----------------------------------|
| Input voltage range, V _I (see Note 1) | 0.5 V to V _{CC} + 0.5 V |
| Output voltage range, VO (see Note 1) | 0.5 V to V _{CC} + 0.5 V |
| Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) | ±20 mA |
| Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$) | ±50 mA |
| Continuous output current, I_O ($V_O = 0$ to V_{CC}) | ±50 mA |
| Continuous current through V _{CC} or GND | ±200 mA |
| Maximum power dissipation at $T_A = 55^{\circ}$ C (in still air) (see Note 2 |): DB package 0.65 W |
| | DW package1.7 W |
| | NT package 1.3 W |
| Storage temperature range, T _{stg} | –65°C to 150°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150 °C and a board trace length of 750 mils, except for the NT package, which has a trace length of zero.

recommended operating conditions

| | | MIN | MAX | UNIT |
|-----------------|------------------------------------|-----|-----|------|
| Vcc | Supply voltage | 4.5 | 5.5 | V |
| VIH | High-level input voltage | 2 | | V |
| V _{IL} | Low-level input voltage | | 0.8 | V |
| VI | Input voltage | 0 | VCC | V |
| Vo | Output voltage | 0 | VCC | V |
| IOH | High-level output current | | -24 | mA |
| lOL | Low-level output current | | 24 | mA |
| Δt/Δν | Input transition rise or fall rate | 0 | 10 | ns/V |
| TA | Operating free-air temperature | -40 | 85 | °C |



74ACT11374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCAS217A - JULY 1987 - REVISED APRIL 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | Vaa | T, | 4 = 25°C | ; | MIN | MAX | UNIT |
|-------------------------------|--|-------|------|----------|------|--------|------|------|
| PARAMETER | TEST CONDITIONS | VCC | MIN | TYP | MAX | IVIIIN | WAX | UNIT |
| | Jour = 60A | 4.5 V | 4.4 | | | 4.4 | | |
| | IOH = -50 μA | 5.5 V | 5.4 | | | 5.4 | | |
| VOH | I _{OH} = -24 mA | 4.5 V | 3.94 | | | 3.8 | | V |
| | 10H = -24 IIIA | 5.5 V | 4.94 | | | 4.8 | | |
| | $I_{OH} = -75 \text{ mA}^{\dagger}$ | 5.5 V | | | | 3.85 | | |
| | I _{OL} = 50 μA | 4.5 V | | | 0.1 | | 0.1 | |
| | 10L = 30 μΑ | 5.5 V | | | 0.1 | | 0.1 | |
| V _{OL} | I _{OL} = 24 mA | 4.5 V | | | 0.36 | | 0.44 | V |
| | 10L = 24 IIIA | 5.5 V | | | 0.36 | | 0.44 | |
| | $I_{OL} = 75 \text{ mA}^{\dagger}$ | 5.5 V | | | | | 1.65 | |
| loz | $V_O = V_{CC}$ or GND | 5.5 V | | | ±0.5 | | ±5 | μΑ |
| lį | $V_I = V_{CC}$ or GND | 5.5 V | | | ±0.1 | | ±1 | μΑ |
| Icc | $V_I = V_{CC}$ or GND, $I_O = 0$ | 5.5 V | | | 8 | | 80 | μΑ |
| Δl _{CC} [‡] | One input at 3.4 V, Other inputs at GND or V _{CC} | 5.5 V | | | 0.9 | · | 1 | mA |
| Ci | $V_I = V_{CC}$ or GND | 5 V | | 4 | | | | pF |
| Co | $V_O = V_{CC}$ or GND | 5 V | | 10 | | | | pF |

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

timing requirements over recommended ranges of supply voltages and operating free-air temperature (unless otherwise noted) (see Figure 1)

| | | $T_A = 2$ | T _A = 25°C | | MAX | UNIT |
|-----------------|-------------------------------------|-----------|-----------------------|-----|-------|------|
| | | | MAX | MIN | IVIAA | ONIT |
| fclock | Clock frequency | 0 | 55 | 0 | 55 | MHz |
| t _W | Pulse duration, CLK low or CLK high | 9 | | 9 | | ns |
| t _{su} | Setup time, data before CLK↑ | 3 | | 3 | | ns |
| th | Hold time, data after CLK↑ | 5.5 | | 5.5 | | ns |

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM | то | T, | Վ = 25° C | ; | MIN | MAX | UNIT |
|------------------|---------|----------|-----|------------------|------|--------|------|------|
| PARAMETER | (INPUT) | (OUTPUT) | | TYP | MAX | IVIIIN | WAA | UNIT |
| f _{max} | | | 55 | 70 | | 55 | | MHz |
| t _{PLH} | CLK | Any O | 1.5 | 8.5 | 10.7 | 1.5 | 12.4 | no |
| ^t PHL | CLK | Any Q | 1.5 | 8.5 | 11.3 | 1.5 | 13 | ns |
| ^t PZH | ŌĒ | Any Q | 1.5 | 7.5 | 11 | 1.5 | 12.3 | ne |
| t _{PZL} | OE | Ally Q | 1.5 | 7.5 | 11 | 1.5 | 12.3 | ns |
| ^t PHZ | ŌĒ | Any O | 1.5 | 11 | 12.7 | 1.5 | 13.2 | ne |
| t _{PLZ} | UE UE | Any Q | 1.5 | 8 | 10 | 1.5 | 10.8 | ns |





[‡] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.


operating characteristics, V_{CC} = 5 V, T_A = 25°C


| | PARAMETER | TEST COI | TYP | UNIT | | |
|-----|---|------------------|---|-------------|-----|----|
| | | Outputs enabled | $C_1 = 50 \text{ pF}, f = 1 \text{ MHz}$ | | 107 | pF |
| Cpd | Power dissipation capacitance per flip-flop | Outputs disabled | CL = 50 pr, | I = I IVITZ | 96 | pΓ |


PARAMETER MEASUREMENT INFORMATION














NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \ \Omega$, $t_f = 3 \ ns$, $t_f = 3 \ ns$.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



PACKAGE OPTION ADDENDUM

www.ti.com 26-Aug-2009

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|------------------|-----------------------|-----------------|--------------------|------|----------------|----------------------------|------------------|------------------------------|
| 74ACT11374DBLE | OBSOLETE | SSOP | DB | 24 | | TBD | Call TI | Call TI |
| 74ACT11374DW | ACTIVE | SOIC | DW | 24 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| 74ACT11374DWE4 | ACTIVE | SOIC | DW | 24 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| 74ACT11374DWG4 | ACTIVE | SOIC | DW | 24 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| 74ACT11374DWR | ACTIVE | SOIC | DW | 24 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| 74ACT11374DWRE4 | ACTIVE | SOIC | DW | 24 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| 74ACT11374DWRG4 | ACTIVE | SOIC | DW | 24 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| 74ACT11374NSRE4 | ACTIVE | SO | NS | 24 | | TBD | Call TI | Call TI |
| 74ACT11374NSRG4 | ACTIVE | SO | NS | 24 | | TBD | Call TI | Call TI |
| 74ACT11374NT | ACTIVE | PDIP | NT | 24 | 15 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type |
| 74ACT11374NTE4 | ACTIVE | PDIP | NT | 24 | 15 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 29-Jul-2009


TAPE AND REEL INFORMATION





| | Dimension designed to accommodate the component width |
|----|---|
| | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| 74ACT11374DWR | SOIC | DW | 24 | 2000 | 330.0 | 24.4 | 10.75 | 15.7 | 2.7 | 12.0 | 24.0 | Q1 |

www.ti.com 29-Jul-2009



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| 74ACT11374DWR | SOIC | DW | 24 | 2000 | 346.0 | 346.0 | 41.0 |

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



NT (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.


B. This drawing is subject to change without notice.

The 28 pin end lead shoulder width is a vendor option, either half or full width.



DW (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Applications Products Amplifiers amplifier.ti.com Audio www.ti.com/audio Data Converters Automotive dataconverter.ti.com www.ti.com/automotive **DLP® Products** Broadband www.dlp.com www.ti.com/broadband DSP Digital Control dsp.ti.com www.ti.com/digitalcontrol Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Interface Military www.ti.com/military interface.ti.com Optical Networking Logic logic.ti.com www.ti.com/opticalnetwork Power Mgmt power.ti.com Security www.ti.com/security Telephony Microcontrollers microcontroller.ti.com www.ti.com/telephony www.ti-rfid.com Video & Imaging www.ti.com/video RF/IF and ZigBee® Solutions www.ti.com/lprf Wireless www.ti.com/wireless

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated