











INA148-Q1

SBOS472B - MARCH 2009 - REVISED JUNE 2016

INA148-Q1 ±200-V Common-Mode Voltage Difference Amplifier

1 Features

- · Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results:
 - Device Temperature Grade 1: –40°C to 125°C
 Ambient Operating Temperature Range
 - Device HBM ESD Classification Level 1C
 - Device CDM ESD Classification Level C6
 - Device MM ESD Classification Level M2
- High Common-Mode Voltage
 - 75 V at $V_S = 5$ V
 - ±200 V at $V_S = \pm 15 \text{ V}$
- Fixed Differential Gain = 1 V/V
- Low Quiescent Current: 260 μA
- · Wide Supply Range
 - Single Supply: 2.7 V to 36 V
 - Dual Supplies: ±1.35 V to ±18 V
- Low Gain Error: 0.075% (Maximum)
- Low Nonlinearity: 0.002% (Maximum)
- High CMR: 86 dB
- Surface-Mount 8-pin SOIC Package

2 Applications

- · HEV/EV and Powertrain
- HEV Battery Management
- · Automotive Instrumentation
- Current-Shunt Measurements
- Differential Sensor Amplifiers
- Line Receivers
- Battery-Powered Systems
- · Stacked-Cell Monitors

3 Description

The INA148-Q1 is a precision, low-power, unity-gain difference amplifier with a high common-mode input voltage range. The device consists of a monolithic, precision, bipolar operational amplifier with a thin-film resistor network.

The on-chip resistors are laser trimmed for an accurate 1-V/V differential gain and high common-mode rejection. Excellent temperature tracking of the resistor network maintains high gain accuracy and common-mode rejection over temperature. The INA148-Q1 operates on single or dual supplies. These features make the INA148-Q1 suitable for HEV/EV and Powertrain applications, specifically in battery management systems.

The INA148-Q1 is available in an 8-pin SOIC, surface-mount package, and is specified for operation over the temperature range of -40°C to 125°C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
INA148-Q1	SOIC (8)	3.91 mm × 4.90 mm

 For all available packages, see the orderable addendum at the end of the data sheet.

Input Common-Mode Voltage vs Output Voltage






Table of Contents

1	Features	7.3 Feature Description	
2 3	Applications	8 Application and Implementation	
ა 4	Description 1 Revision History 2	8.1 Application Information	
5	Pin Configuration and Functions	8.2 Typical Applications	
6	Specifications	9 Power Supply Recommendations	19
•	6.1 Absolute Maximum Ratings	10 Layout	19
	6.2 ESD Ratings	10.1 Layout Guidelines	
	6.3 Recommended Operating Conditions	10.2 Layout Example	19
	6.4 Thermal Information	11 Device and Documentation Support	20
	6.5 Electrical Characteristics Dual Supply 4	11.1 Community Resources	20
	6.6 Electrical Characteristics Single Supply 5	11.2 Trademarks	20
	6.7 Typical Characteristics	11.3 Electrostatic Discharge Caution	20
7	Detailed Description 10	11.4 Glossary	20
•	7.1 Overview	12 Mechanical, Packaging, and Orderable	0.0
	7.2 Functional Block Diagram 10	Information	20

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (October 2011) to Revision B

Page

- Added Device Information table, Table of Contents, Pin Configuration and Functions section, Specifications section, ESD Ratings table, Thermal Information table, Detailed Description section, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section


Changes from Original (March 2009) to Revision A

Page

Features Bullet From: Low Quiescent Current: 260 mA To: Low Quiescent Current: 260 μA



5 Pin Configuration and Functions



Pin Functions

P	IN	I/O	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
+IN	3	1	Noninverting input
-IN	2	I	Inverting input
NC	5, 8	_	No connection
OUT	6	0	Output voltage
REF	1	1	Reference voltage input
V+	7	I	Positive supply voltage
V-	4	I	Negative supply voltage

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
Supply voltage	V+ to V-		36	V
land the second	Continuous		±200	V
Input voltage	Peak (0.1 s)		±500	V
Short circuit to ground duration		Con	tinuous	
Package thermal impedance, junction to free air			97.1	°C/W
Operating free-air temperature		-40	125	°C
Maximum operating virtual-junction temperature			150	°C
Lead temperature (soldering, 10 s)			300	°C
Storage temperature, T _{stg}		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±1500	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±2000	V
		Machine model	±150	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V	Supply voltage	Single supply	2.7	36	W
v _S	V _S Supply voltage	Dual supply	±1.35	±18	V
T _A	Operating free-air temperature		-40	125	°C

6.4 Thermal Information

		INA148-Q1	
	THERMAL METRIC ⁽¹⁾	D (SOIC)	UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	100.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	44.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	42.2	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	6.3	°C/W
ψ_{JB}	Junction-to-board characterization parameter	41.5	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics Dual Supply

 $V_S = \pm 5 \text{ V}$ to $\pm 15 \text{ V}$ (dual supply), $R_L = 10 \text{ k}\Omega$ to ground, $V_{REF} = 0 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIO	TEST CONDITIONS		TYP	MAX	UNIT
.,	(1)(2)	V 0.V	V _S = ±15 V		±1	±5	.,
V _{OS}	Input offset voltage (1)(2)	$V_{CM} = 0 V$	$V_S = \pm 5 \text{ V}$		±1	±5	mV
$\Delta V_{OS}/\Delta T$	Input offset voltage drift ⁽¹⁾	$T_A = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$			±10		μV/°C
PSRR	Power supply ripple rejection ⁽¹⁾	$V_S = \pm 1.35 \text{ V to } \pm 18 \text{ V}, V_{CM} = 0$	O V		±50	±400	μV/V
	/ Common-mode voltage range	V V 0	V _S = ±15 V	-200		200	V
V_{CM}	Common-mode voltage range	$V_{+IN} - V_{-IN} = 0$	$V_S = \pm 5 \text{ V}$	-100		80	V
OMPD	O	$V_S = \pm 15 \text{ V}, V_{CM} = -200 \text{ V to } 2$	$00 \text{ V}, \text{ R}_{\text{S}} = 0 \Omega$	70	86		-ID
CMRR	Common-mode rejection ratio	$V_S = \pm 5 \text{ V}, V_{CM} = -100 \text{ V to } 80$	$V, R_S = 0 \Omega$	70	86		dB
	Differential input impedance				2		МΩ
	Common-mode input impedance				1		МΩ
V _n	Voltage noise ⁽¹⁾⁽³⁾	f = 0.1 Hz to 10 Hz			17		μV _{p-p}
	Voltage noise density ⁽¹⁾⁽³⁾	f = 1 kHz			880		nV/√ Hz
	Initial gain ⁽¹⁾				1		V/V
	Gain error	$V_O = (V - + 0.5)$ to $(V + -1.5)$			±0.01%	±0.075%	
	Gain error over temperature				±3	±10	ppm/°C
	Online and the smith	V 0/ 05) t- 0/ 45)	V _S = ±15 V		±0.001	±0.002	0/ F0D
	Gain nonlinearity	$V_O = (V - + 0.5)$ to $(V + - 1.5)$	$V_S = \pm 5 \text{ V}$		±0.001		%FSR
	Small-signal bandwidth frequency response				100		kHz
SR	Slew rate				1		V/µs
		V 145 V 10 V 2422	0.1%		21		
	On tilling a time	$V_S = \pm 15 \text{ V}, 10\text{-V step}$	0.01%		25		μs
t _s	Settling time	V .5V 0V .	0.1%		21		
		$V_S = \pm 5 \text{ V}, 6-\text{V step}$	0.01%		25		
	Overload recovery	50% input overload			24		μs

⁽¹⁾ Overall difference amplifier configuration. Referred to input pins $(V_{+IN} \text{ and } V_{-IN})$, gain = 1 V/V.

⁽²⁾ Includes effects of amplifier's input bias and offset currents.

⁽³⁾ Includes effects of input current noise and thermal noise contribution of resistor network.



Electrical Characteristics Dual Supply (continued)

 $V_S = \pm 5 \text{ V}$ to $\pm 15 \text{ V}$ (dual supply), $R_L = 10 \text{ k}\Omega$ to ground, $V_{REF} = 0 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V Output voltage		$R_L = 100 \text{ k}\Omega$	V- + 0.25		V+ - 1	\/
Vo	Output voltage	$R_L = 10 \text{ k}\Omega$	V- + 0.5		V+ - 1.5	V
Io	Output current	Short-circuit current, continuous to common		±13		mA
C_L	Load capacitance	Stable operation		10		nF
Is	Supply current	$V_{IN} = 0, I_O = 0$		±260	±300	μΑ

6.6 Electrical Characteristics Single Supply

 $V_S = 5 \text{ V}$ (single supply), $R_L = 10 \text{ k}\Omega$ to $V_S / 2$, $V_{REF} = V_S / 2$, $T_A = 25 ^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER	TEST CONI	DITIONS	MIN	TYP	MAX	UNIT
V _{OS}	Input offset voltage(1)(2)	V _{CM} = V _S / 2			±1	±5	mV
$\Delta V_{OS}/\Delta T$	Input offset voltage drift ⁽¹⁾	$T_A = -40$ °C to 125°C			±10		μV/°C
PSRR	Power supply ripple rejection ⁽¹⁾	$V_S = 2.7 \text{ V to } 36 \text{ V}, V_{CM} = 100 \text{ V}$	= V _S / 2		±50	±400	μV/V
			V _{REF} = 0.25 V	-4		75	.,
V _{CM}	Common-mode voltage range	$V_{+IN} - V_{-IN} = 0$	V _{REF} = V _S / 2	-47.5		32.5	V
CMRR	Common-mode rejection ratio	$V_{CM} = -47.5 \text{ V to } 32.5 \text{ V},$	$R_S = 0 \Omega$	70	86		dB
	Differential input impedance				2		МΩ
	Common-mode input impedance				1		ΜΩ
V _n	Voltage noise ⁽¹⁾⁽³⁾	f = 0.1 Hz to 10 Hz			17		μV _{p-p}
	Voltage noise density ⁽¹⁾⁽³⁾	f = 1 kHz			880		nV/√ Hz
	Initial gain ⁽¹⁾				1		V/V
	Gain error	$V_{O} = 0.5 \text{ V to } 3.5 \text{ V}$			±0.01%	±0.075%	
	Gain error over temperature				±3	±10	ppm/°C
	Gain nonlinearity	$V_O = 0.5 \text{ V to } 3.5 \text{ V}$			±0.001		%FSR
	Small-signal bandwidth				100		kHz
SR	Slew rate				1		V/µs
	Californi tima	V 5 V 0 V stan	0.1%		21		
t _s	Settling time	$V_S = 5 \text{ V}, 3-\text{V step}$	0.01%		25		μs
	Overload recovery	50% input overload			13		μs
.,	O day to the sec	$R_L = 100 \text{ k}\Omega$		V-+ 0.25		V+ - 1	.,
V _O	Output voltage	$R_L = 10 \text{ k}\Omega$		V-+ 0.5		V+ - 1.5	V
Io	Output current	Short-circuit current, cont	inuous to common		±8		mA
C _L	Load capacitance	Stable operation			10		nF
IQ	Quiescent current	$V_{IN} = 0, I_{O} = 0$			260	300	μA

⁽¹⁾ Overall difference amplifier configuration. Referred to input pins $(V_{+|N})$ and $V_{-|N}$, gain = 1 V/V.


⁽²⁾ Includes effects of amplifier's input bias and offset currents.

⁽³⁾ Includes effects of input current noise and thermal noise contribution of resistor network.

TEXAS INSTRUMENTS

6.7 Typical Characteristics

 $V_S = \pm 15 \text{ V}, \text{ R}_L = 10 \text{ k}\Omega$ to common, $V_{REF} = 0 \text{ V}, \text{ T}_A = 25^{\circ}\text{C}$ (unless otherwise noted)





 $R_L=10\;k\Omega$


Copyright © 2009-2016, Texas Instruments Incorporated

 $C_L = 10 pF$

Figure 11. Small-Signal Step Response

Typical Characteristics (continued)

 $V_S = \pm 15 \text{ V}, R_L = 10 \text{ k}\Omega$ to common, $V_{REF} = 0 \text{ V}, T_A = 25 ^{\circ}\text{C}$ (unless otherwise noted)




 $C_L = 1 \text{ nF}$ and 10 nF

Figure 12. Large-Signal Capacitive Load Response

TEXAS INSTRUMENTS

Typical Characteristics (continued)

 $V_S = \pm 15 \text{ V}, R_L = 10 \text{ k}\Omega$ to common, $V_{REF} = 0 \text{ V}, T_A = 25 ^{\circ}\text{C}$ (unless otherwise noted)




Submit Documentation Feedback

Copyright © 2009–2016, Texas Instruments Incorporated



Typical Characteristics (continued)

 $V_S = \pm 15 \text{ V}, \text{ R}_L = 10 \text{ k}\Omega$ to common, $V_{REF} = 0 \text{ V}, \text{ T}_A = 25^{\circ}\text{C}$ (unless otherwise noted)






Figure 20. Noninverting Input 50% Overload Recovery Time

7 Detailed Description

7.1 Overview


The INA148-Q1 is a unity-gain difference amplifier with a high common-mode input voltage range. To achieve its high common-mode voltage range, the INA148-Q1 features a precision, laser-trimmed, thin-film resistor network with a 20:1 input voltage divider ratio. High input voltages are thereby reduced in amplitude, delivering input voltages to the op amp that are within its linear operating range. A *Tee* network in the op amp feedback network places the amplifier in a gain of 20 V/V, restoring the overall circuit gain to unity (1 V/V).

External voltages can be summed into the amplifier's output by using the REF pin, making the differential amplifier a highly versatile design tool. Voltages on the REF pin also influence the INA148-Q1's common-mode voltage range.

In accordance with good engineering practice for linear integrated circuits, the INA148-Q1's power-supply bypass capacitors must be connected as close to the supply pins (V+ and V-) as practical. TI recommends ceramic or tantalum capacitors for use as bypass capacitors.

The input impedances are unusually high for a difference amplifier and this must be considered when routing input signal traces on a PCB. Avoid placing digital signal traces near the difference amplifier's input traces to minimize noise pickup.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Operating Voltage

The INA148-Q1 is specified for ±15-V and ±5-V dual supplies and 5-V single supplies. The INA148-Q1 can be operated with single or dual supplies with excellent performance.

The INA148-Q1 is fully characterized for supply voltages from ±1.35 V to ±18 V and over temperatures of –40°C to 125°C. Parameters that vary significantly with operating voltage, load conditions, or temperature are shown in *Typical Characteristics*.

7.3.2 Gain Equation

An internal on-chip resistor network sets the overall differential gain of the INA148-Q1 to precisely 1 V/V. Equation 1 shows the output.

$$V_O = (V_{+|N} - V_{-|N}) + V_{REF}$$
 (1)



Feature Description (continued)

7.3.3 Common-Mode Range


The 20:1 input resistor ratio of the INA148-Q1 provides an input common-mode range that extends well beyond its power supply rails.

The exact input voltage range depends on the amplifier's power-supply voltage and the voltage applied to the REF pin. See *Typical Applications* for typical input voltage ranges at different power supply voltages.

7.3.4 Offset Trim

The INA148-Q1 is laser-trimmed for low offset voltage and drift. Most applications require no external offset adjustment.

Because a voltage applied to the reference (REF) pin is summed directly into the amplifier's output signal, this technique can be used to null the amplifier's input offset voltage. Figure 21 shows an optional circuit for trimming the offset voltage.



Copyright © 2016, Texas Instruments Incorporated

Figure 21. Optional Offset Trim Circuit

To maintain high common-mode rejection (CMR), the source impedance of any signal applied to the REF pin must be very low (\leq 5 Ω).

A source impedance of only 10 Ω at the REF pin reduces the INA148-Q1's CMR to approximately 74 dB. High CMR can be restored if a resistor is added in series with the amplifier's positive input pin. This resistor must be 19 times the source impedance that drives the REF pin. For example, if there is a source impedance of 10 Ω to the REF pin, a 190- Ω resistor must be added in series with the +IN pin.

Preferably, the offset trim voltage applied to the REF pin must be buffered with an amplifier such as an OPA171-Q1 (see Figure 22). In this case, the op amp output impedance is low enough that no external resistor is needed to maintain the INA148-Q1's excellent CMR.



Feature Description (continued)




Figure 22. Preferred Offset Trim Circuit

7.3.5 Input Impedance

The input resistor network determines the impedance of each of the INA148-Q1 inputs. The impedance is approximately 1 $M\Omega$. Unlike an instrumentation amplifier, signal source impedances at the two input pins must be nearly equal to maintain good common-mode rejection.

A mismatch between the two input source impedances causes a differential amplifier's common-mode rejection to be degraded. With a source impedance imbalance of only 500 Ω , CMR can fall to approximately 66 dB.

Figure 23 shows a common application, measuring power supply current through a shunt resistor (R_S). A shunt resistor creates an unbalanced source resistance condition that can degrade a differential amplifier's common-mode rejection.




Figure 23. Shunt-Resistor Current Measurement Circuit

Unless the shunt resistor is less than approximately 100 Ω , TI recommends an additional equal compensating resistor (R_C) to maintain input balance and high CMR.



Feature Description (continued)

Source impedances (or shunts) greater than 5 k Ω are not recommended, even if they are *perfectly* compensated. This is because the internal resistor network is laser-trimmed for accurate voltage divider ratios, but not necessarily to absolute values. Input resistors are shown as 1 M Ω ; however, this is only their nominal value.

In practice, the input resistors' absolute values may vary by as much as 30%. The two input resistors match to about 5%, so adding compensating resistors greater than 5 k Ω can cause a serious mismatch in the resulting resistor network voltage divider ratios, thus degrading CMR.

TI recommends not attempting to extend the INA148-Q1 input voltage range by adding external resistors for the reasons described in the previous paragraph. CMR suffers serious degradation unless the resistors are carefully trimmed for CMR and gain. This is an iterative adjustment and can be tedious and time consuming.

7.4 Device Functional Modes

The INA148-Q1 is a unity-gain, differential to single-ended amplifier that can reject high common-mode signals up to ± 200 V with ± 15 -V supply voltage. This high common-mode rejection is achieved by internal trimmed resistive divider network. The resistive network provides an attenuation factor of 20:1.

Equation 2 shows the transfer function output to input.

$$V_O = V_{+IN} - V_{-IN} \tag{2}$$



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

INA148-Q1 is a unity-gain difference amplifier with a high common-mode input voltage range. It is suitable to be used in many different applications that need bidirectional measurments in a high input common-mode environment.

8.2 Typical Applications

8.2.1 Battery Monitor Circuit




Figure 24. Battery Monitor Circuit Diagram

8.2.1.1 Design Requirements

For this design example, use the parameters listed in Table 1 as the input parameters.

Table 1. Design Parameters

PARAMETER	EXAMPLE VALUE
Battery voltage	28 V
Sense resistor	0.01 Ω
Load current bidirectional	–50 A to 50 A
Reference voltage (LM4041-N-Q1)	1.235 V ± 0.1%



8.2.1.2 Detailed Design Procedure

This circuit is designed for measuring the high-side current bidirectional in automotive battery monitor such as charging or body control modules with a 28-V battery or similar applications. The voltage difference amplifier REF pin is set at 1.235 V for bidirectional current measurement.

The LM4041-V-Q1 supply current is around 100 μ A. It is provided from the 28-V battery through 271-k Ω resistor. The INA148-Q1 has a gain of 1 and output voltage as shown in Equation 3:


$$V_0 = R_S \times I_C + 1.235 \text{ V}$$
 (3)

The sense resistor value can be changed according to measured current range. TI recommends choosing the right value for minimizing the error and the dissipating power. The measured differential voltage is given as Equation 4 and the dissipated power is given as Equation 5.

$$R_S \times I_C$$
 (4)

$$R_{S} \times I_{C}^{2} \tag{5}$$

8.2.1.3 Application Curves



8.2.2 Quasi-AC-Coupled Differential Amplifier




Figure 27. Quasi-AC-Coupled Differential Amplifier Diagram

Product Folder Links: INA148-Q1



8.2.2.1 Design Requirements

For this design example, use the parameters listed in Table 2 as the input parameters.

Table 2. Design Parameters

PARAMETER	EXAMPLE VALUE
Common-mode supply voltage (-200 V to 200 V)	15 V
Common-mode supply voltage (-100 V to 750 V)	5 V
U2	OPA171-Q1
External resistor	1 ΜΩ
External capacitor	0.22 μF

8.2.2.2 Detailed Design Procedure

A quasi-AC coupled differential amplifier can be simply made by adding a general-purpose op amp configured as an integrator externally to the device. Equation 6 shows the output of OPA171-Q1.

$$V_O 1 = \left(1 + \frac{Z_C}{R}\right) \times V_{REF} - \frac{Z_C}{R} \times V_O$$

where

- Z_C is the impedance of the external capacitor
- R is the value of the external resistor (6)

Equation 7 shows the output of INA148-Q1.

$$V_{O} = V_{O}1 + V_{+IN} - V_{-IN} \tag{7}$$

Equation 8 is the result of combining the previous two equations.

$$V_{O} = \frac{R \times C \times S}{1 + R \times C \times S} \times (V_{+IN} - V_{-IN}) + V_{REF}$$

where

$$S = j \times 2\pi \times f \tag{8}$$

The transfer function $\frac{1}{1+R\times C\times S}$ has a zero and a pole at $\frac{2\pi\times R\times C}{2\pi\times R\times C}$. Making a gain slope of 20 dB/decade below the cutoff frequncy and flat 0 dB above.

V_{REF} can be set to 0 V in case of dual supply.

8.2.3 Single-Supply Differential Amplifier




Figure 28. Single-Supply Differential Amplifier Diagram



8.2.3.1 Design Requirements

For this design example, use the parameters listed in Table 3 as the input parameters.


Table 3. Design Parameters

PARAMETER	EXAMPLE VALUE			
Common-mode voltage	–23 V to 56 V			
Load current	Bidirectional			
Reference voltage (LM4041-N-Q1)	1.235 V ± 0.1%			
Supply voltage (INA148-Q1)	5 V			

8.2.3.2 Detailed Design Procedure

For applications that have –23-V to 56-V common-mode voltage and a single 5-V supply, the common-mode rejection ratio is in the order of 80 dB. The INA148-Q1 is not a rail-to-rail output. An external reference voltage is necessary for bidirectional measurment or low differential output. The external resistor is necessary to provide a 100-μA supply to LM4041-N-Q1.

8.2.4 AC-Coupled Difference Amplifier



Copyright © 2016, Texas Instruments Incorporated

(1) Metallized polypropylene, ±5% tolerance

Figure 29. AC-Coupled Difference Amplifier Circuit Diagram

8.2.4.1 Design Requirements

For this design example, use the parameters listed in Table 4 as the input parameters.

Table 4. Design Parameters

PARAMETER	EXAMPLE VALUE				
Decoupling capacitors	4.7 μF, 250 V ± 5%				
Differential input voltage range	–14 V to 14 V				



8.2.4.2 Detailed Design Procedure

An AC-coupled voltage difference amplifier requires 2 series capacitors. These capacitors must be high quality with tolerance of less than 5% and a rated voltage of 250 V at 200-V common-mode.

8.2.5 50-mV Current-Shunt Amplifier With ±200-V Common-Mode Voltage Range




Figure 30. 50-mV Current-Shunt Amplifier With ±200-V Common-Mode Voltage Range Diagram

8.2.5.1 Design Requirements

For this design example, use the parameters listed in Table 5 as the input parameters.

Table 5. Design Parameters

PARAMETER	EXAMPLE VALUE				
Common-mode voltage	±200 V				
Differential input voltage	–50 mV to 50 mV				
Gain (OPA171-Q1)	200				
Isolated power supply	±15 V				

8.2.5.2 Detailed Design Procedure

The OPA171-Q1 gain is 200, set by 1 $k\Omega$ and 200 $k\Omega$ resistors. The OPA171-Q1 positive input and the INA148-Q1 are both tied to the isolated power supply common ground. The OPA171-Q1 output is calculated by Equation 9.

$$V_O = -200 \times V_{SENSE}$$

where

 $\bullet \quad V_{\text{SENSE}}$ is the voltage across the shunt resistor

(9)

The INA148-Q1 output is calculated by Equation 10.

$$V_{O} = -(-200 \times V_{SENSE}) = 200 \times V_{SENSE}$$
 (10)

Submit Documentation Feedback

Copyright © 2009–2016, Texas Instruments Incorporated



9 Power Supply Recommendations

Supply voltage is 2.7 V to 36 V for single supply and ± 1.35 V to ± 18 V for dual supplies. The input common-mode voltage range is higher at higher supply voltage, 75 V at $V_S = 5$ V and ± 200 V at $V_S = \pm 15$ V.

10 Layout

10.1 Layout Guidelines

The INA148-Q1 is a precision voltage difference amplifier. To realize the full operational performance of the device, good high-frequency printed-circuit-board (PCB) layout practices are required. Low-loss 0.1-μF bypass capacitors must be connected between each supply pin and ground as close to the device as possible. The bypass capacitor traces must be designed for minimum inductance.

10.2 Layout Example




Figure 31. INA148-Q1 Layout Diagram



11 Device and Documentation Support

11.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Lise

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.2 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.3 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
INA148QDRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	148Q1	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF INA148-Q1:



PACKAGE OPTION ADDENDUM

10-Dec-2020


NOTE: Qualified Version Definitions:


• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	_	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA148QDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
INA148QDRQ1	SOIC	D	8	2500	356.0	356.0	35.0	

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated