### GENERAL DESCRIPTION

The DS2120 Ultra3 LVD SCSI terminator is a low-vgleadifferential (LVD) terminator. If the device is connected in an LVD-only bus, the DS2120 uses Ltermination. If any single-ended (SE) or high-voltage differential (HVD) deviceare connected to the bus, the 2080 disconnects from the bus. This is accomplished inside the partamatically by sensing the voltage the SCSI bus DIFFSENS line.

For the LVD termination, the DS2120 integrates two **outree** urces with nine precision resistor strings. Three DS2120 terminators are needed for a wide SCSI bus.

### REFERENCE DOCUMENTS

Small Computer Systems Interface (\$G\$)SCSI Parallel Interface (\$G\$)Project: 0855-M, 1995Small Computer Systems Interface (\$G\$-3)SCSI Parallel Interface (\$PI-2)Project: 1142-M, 1998Small Computer Systems Interface (\$G\$-3)SCSI Parallel Interface (\$PI-3)Project: 1302-D, 1999Small Computer Systems Interface (\$G\$-3)SCSI Parallel Interface (\$PI-4)Project: 1365-D, 200

#### Available from:

American National Standardsshitute (ANSI) Phone: 212-642-4900 Global Engineering Documents 15 Invernessy Weast; Englewood, CO 80112 Phone: 800-854-7179

### FUNCTIONAL DESCRIPTION

The DS2120 combines LVD termination DIFFSENSE sourcing and detection.

LVD termination is provided by a laser-trimmed **setsi** biased with two current sources and a commonmode voltage source, generated from a bandgapenetie of 1.25V. The congluration is a y-type terminator with a 105 differential and 150 common-mode resistance. A fail-safe bias of 112mV is maintained when no drivers are connected to the 1500s. In non-LVD mode, thresistors are isolated from the bus.

The DIFF\_CAP pin of DS2120 monitors the DIFFSENSe Ito determine the proper operating mode of the device. If the voltage on the DIFF\_CAP is betwee av and 1.9V, the devicenters LVD mode after the mode-change delay. If the voltage at the DIFAP\_Cater crosses one of the thresholds, the DS2120 again changes modes after the mode-change delay not dee change delay is the same when changing in or out of LVD mode. A new mode change can starty time after a previous node change has been detected. These modes are the following:

- x LVD Mode: LVD termination is provided by a precisional precisional precisional precision of the service of
- x SE Isolation Mode: The DS2120 identifies that there is a (Stingle-ended) device on the SCSI bus and isolates the termation pins from the bus.
- x HVD Isolation Mode: The DS2120 identifies thathere is an HVD devicen the SCSI bus and isolates the termination pins from the bus.

When ISO is pulled high, the termination pins and the scsl burnd VREF remains active. The mode-change delay/filter is still active and the DLpin continues to indicate the correct bus mode.

During thermal shutdown, the termination pins areaised from the SCSI bus and VREF becomes high impedance. The DIFFSENS driver is shut doduring either of thesewo events. The DIFF\_CAP receiver is disabled and the LVg bes low, indicating a non-LVD condition.

To ensure proper operation, the TPWR pin should domenected to the SCSDus TERMPWR line. As with all analog circuitry, the TERMPWR and by lines should be bypassed locally. A 27.2 capacitor and a 0.017F high-frequency capacitor are recommended betw TPWR and ground and placed as close as possible to the DS2120. The DS2120 should be placed be as possible to the SCSI connector to minimize signal and power trace length, thereby leisgeimput capacitancenal reflections that can degrade the bus signals.

To maintain the specified regulation, a 47.7 capacitor is required between the VREF pin and ground of each DS2120. A high-frequency cap (67.1 ceramic recommended) can abse placed on the VREF pin in applications that use fast riscal/fitime drivers. A typical SCSI bussonfiguration is shown in Figure 2.

DIFFSENS Noise Filtering: The DS2120 incorporates a digitaliter to remove high-frequency transients on the DIFFSENS control line, thereby ineating erroneous switchig between modes. This filter eliminates the need for the texnal capacitor and resistor, which previously performed this function. The external filter can be used in addition te trigital filter if the DS2120 and DS2118M or DS2119M are to be used interchangeably.

### NOTES:

- 1) DIFFSENS: Refers to the SCSI bus signal.
- 2) DIFFSENSE: Refers to the Dass Semiconductor pin name anindternal circuitry relating to differential sensing.

## Figure 1. Block Diagram





Figure 2. SCSI Bus Configuration



## **PIN DESCRIPTION**

PIN		NAME	FUNCTION			
TSSOP	SSOP	NAME	FUNCTION			
1	1	VREF	Regulator Output Voltage. 1.25V reference in LVD mode; must be decoupled with a 4.7 F cap.			
2 5, 7 12, 18 21, 23 26	4 7, 11 16, 22 25, 29 32	RxP, RxN	Signal Termination. Connect to SCSI bus signal lines.			
6, 22	8 10, 26 28	HS_GND	Heat Sink Ground. Internally connected to the mountin pad. Should be connected to ground.			
13	17	ISO	Isolation. When pulled high, terminating resistors and biasing current sources ar <b>e</b> listed from the SCSI bus.			
14	18	GND	Signal Ground			
15	19	MSTR/SLV	Master/Slave.Mode select for the noncontrolling terminator. When pulled high (MSTR), the DIFFSENS driver is enabled.			
16	20	DIFFSENSE	DIFFSENSE. Output to drive the SCSI bus DIFFSENS line.			
17	21	DIFF_CAP	DIFFSENSE Capacitor. Connect a 0. IF capacitor for DIFFSENSE filter. Input to dect the type of device (differential or singlænded) on the SCSI bus.			
27, 28	36	TPWR	Termination Power. Connect to the SCSI TERMPWR line and decouple with 2. E capacitor.			
	34	LVD	Low-Voltage Differential. Output of DIFFSENSE receiver; output high indicates LVD bus operation.			
	2, 3, 33, 35	NC	No Connection.Do not connect pins.			

## **RECOMMENDED OPERATING CONDITIONS**

PARAMETER	SYMBOL	MIN	TYP	MAX l	JNITS	NOTES
Termpower Voltage, LVD Mode	e ₩wr(LVD)	2.7		5.5	V	
Logic 0	VIL	-0.3		+0.8	V	13
Logic 1	V <sub>IH</sub>	2.0		V <sub>TPWR</sub> + 0.3	V	13
Operating Temperature	аМв	0		70	С	

## LOW-VOLTAGE DIFFERENTIAL CHARACTERISTICS

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Differential Mode Termination Resistance	R <sub>DM</sub>	100		110	Ω	
Common Mode Termination Resistance	R <sub>CM</sub>	110		190	Ω	
Differential Mode Bias	Ям	100		125	mV	2
Common Mode Bias	Ъм	1.125		1.375	V	
Output Capacitance	GГT			3	pF	1
Mode-Change Delay	М	0.66	1.25	2	ms	1, 12

## DC CHARACTERISTICS

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Termpower Current	трмв		12	30	mA	2, 3
Input Leakage High	р <mark>н</mark>	-1.0			A	14, 15
Input Leakage Low	μ			1.0	A	14, 15
Output Current High	дн			-1.0	mA	4, 6
Output Current Low	d∟	4.0			mA	5, 6
DIFF_CAP LVD	V <sub>LVDOR</sub>	0.7		1.9	V	
Operating Range	V LVDOR	0.7		1.5	v	
DIFFSENSE Driver	V <sub>DSO</sub>	1.2		1.4	V	7, 8
Output Voltage	V DSO	1.2		1.4	v	7,0
DIFFSENSE Driver	la av	5		15	mA	7, 9, 11
Source Current	I <sub>DSH</sub>	5		15	IIIA	7, 9, 11
DIFFSENSE Driver	la a	20		200	Α	7, 10, 11
Sink Current	I <sub>DSL</sub>	20		200	~	7, 10, 11
MSTR/SLV Input Leakage	MSTRSLV	-6.5		+125	А	
ISO Input Leakage	ISO	-125		+6.5	А	
Thermal Shutdown			150		С	

# REGULATOR CHARACTERISTICS

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
VREF Line Regulation	L <sub>F</sub> l <sub>EG</sub>		1.0	2.0	%	
VREF Load Regulation	LQEG		1.3	3.5	%	
VREF Current Limit	LIM			200	mA	
VREF Sink Current	ымк			200	mA	

### NOTES:

- 1) Guaranteed by design.
- 2) All lines open.
- 3) ISO = 1
- 4) V<sub>OUT</sub> = 2.4V
- 5)  $V_{OUT} = 0.4V$
- 6) LVD pin only.
- 7) MSTR/SLV = 1
- 8)  $I_{DS} = 0$  to 5mA
- 9)  $V_{DSO} = 0.0V$
- 10)  $V_{DSO} = 2.75V$
- 11) TPWR = 5.5V
- 12) M<sub>CD</sub> is extended by the RC time constant fornbaydthe resistor connected from DIFFSENSE to DIFF\_CAP and the capacitor contract from DIFF\_CAP to ground.
- 13) MSTR/SLV and ISO pins.
- 14) Terminator pins only.
- 15) DIFFCAP pin only.

## PACKAGE INFORMATION

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to .)

### PACKAGE INFORMATION (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to .)

Maxim/Dallas Semiconductor cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim/Dallas Semiconductor product. No circuit patent licenses are implied. Maxim/Dallas Semiconductor reserves the right to change the circuitry and specifications without notice at any time. Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 '2006 Maxim Integrated Products xPrinted USA

The Maxim logo is a registered trademark of Maxim Integrated Products, Inc. The Dallas logo is a registered trademark of Dallas Semiconductor Corporation.

#### 10 of 10