


## Power management for automotive vision and radar systems



**VFQFPN-48 (7x7 mm)**


### Product status link

[L5965](#)

### Product summary

Order code	Package	Packing
L5965SQ-V0Y	VFQFPN-48	Tray
L5965SQ-V0T		Tape and reel

### Features

- AEC-Q100 qualified 
- Pre SMPS BUCK1 regulator controller, adjustable via OTP to 0.8 V, 1.0 V, 1.1 V, 1.2 V, 1.8 V, 3.3 V, 3.8 V, 5.0 V at 0.4 MHz
- Pre SMPS BUCK2 regulator, adjustable via OTP to 1.0 V, 1.1 V, 1.2 V, 1.35 V, 1.5 V, 3.3 V, 3.6 V, 5.0 V at 1.35/2.6 A min peak current limit, 0.4/2.4 MHz
- Post SMPS BUCK3 regulator, adjustable via OTP to 1.0 V, 1.2 V, 1.35 V, 1.8 V, 2.0 V, 2.3 V, 2.5 V, 3.3 V at 1.4 A min peak current limit, 2.4 MHz
- Post SMPS BUCK4 regulator, adjustable via OTP to 1.1 V, 1.12 V, 1.2 V, 1.25 V, 1.3 V, 1.35 V, 1.8 V, 3.3 V at 1 A min peak current limit, 2.4 MHz
- Post SMPS BOOST regulator, adjustable via OTP to 5.0 V at 0.3 A max load current, 7.0 V at 0.2 A max load current, 2.4 MHz
- Post Linear regulator LDO, adjustable via OTP to 1.2 V, 1.25 V, 1.3 V, 1.8 V, 2.5 V, 2.8 V, 3.3 V, 5.0 V at 300/600 mA max load current
- Precise Voltage reference, adjustable via OTP to 1.8 V, 2.5 V, 3.3 V, 4.1 V at 20 mA max load current
- SPI interface with CRC
- Programmable slew rate/soft start
- Voltage supervisors
- Spread frequency spectrum
- Reset and reset activation list
- Adjustable window watchdog supervisors
- Power up phase programmable via OTP
- Short circuit protected outputs and Fault detection pin to Microcontroller
- Low external components number
- Thermal shutdown junction temperature 175 °C

### Description

L5965 is a multiple voltage regulator composed by two battery compatible BUCK pre-regulators (one of which is a controller), two BUCK post regulators with internal compensation, one BOOST, one LDO and a precise voltage reference regulator. All the regulators, except the BUCK1 pre-regulator, have internal power switches.

OTP (One Time Programmable) cells are used for the main device parameters programming (output voltages and currents, switching frequencies) and to configure the power up sequence.

An SPI interface can be used to enable or disable the single voltage regulators, for diagnostic information and to program internal blocks parameters (monitor and Power Good thresholds, slew rate, etc.).

The device offers a set of features to support applications that need to fulfill functional safety requirements as defined by Automotive Safety Integrity Level (ASIL) A-B-C-D.

# 1 Overview

L5965 is a multichannel voltage regulator easy to use, able to offer flexibility, together with a set of features that make it compliant to car passenger applications that require a certain level of safety. The product includes input and output monitors, independent band-gaps, ground loss monitors, internal compensation networks, that also help to reduce the BOM, digital and analog BIST, fault pin.

In this product, there are 7 different regulators. A first battery-compatible regulator, a controller that can supply several current flow thanks to the use of external MOSs. A second regulator with integrated MOS that can be used as a pre-regulator for currents up to about 2.6 A. Two bucks, post regulators, one boost that can be used to supply, for example, a CAN bus, one LDO and a 1% accurate reference voltage for the microcontroller.

All output voltages can be selected via memory cells (OTP) that can be programmed before using the PMIC. This guarantees precision and safety, since output voltages are not susceptible to variations due to the external environment. It also contributes to reduce the number of external components. Through the OTP it is also possible to decide the switching frequency of some regulators, the current limitation, select the main buck and the system power-on sequence.

Programming can also be done at customer's production line.


There is also an SPI bus, used to program the PMIC and to communicate with the microcontroller. Through this bus it is possible to set overvoltage and undervoltage thresholds, enable the spread spectrum, select the soft start time and many other things. The SPI is also used to communicate the status of the bucks in case of fault, over-temperature or other events.

The maximum free run switching frequency of the bucks is 2.4 MHz, modifiable through external synchronization signals. In the case of battery-connected pre-regulators, 400 kHz operation is recommended.

The PMIC can manage watchdog and reset signals.

## 1.1 Simplified block diagram

Figure 1. Simplified block diagram




GAPG1005181515PS

## 1.2 Functional block diagram


Figure 2. Functional block diagram

Application example with BUCK2 as main buck.



GADG1005181537PS

## 2 Pins description

**Figure 3. Pin out (top view)**


GAPG2206151609PS

**Table 1. Pin description and functions**

No.	Pin name	Pin type	Description
1	REF	O	Accurate reference voltage output
2	VBAT1	S	VBAT1 for inner reference and supply for pre-BUCK1 external HS MOS
3	EXTSUP	S	Optional LV input for BUCK1, BUCK3, BUCK4 gate driver supply
4	VREG	O	Internal regulator for BUCK1, BUCK3, BUCK4 gate driver supply (decoupling)
5	BST1	I/O	Boot-strap capacitor to supply BUCK1 high-side MOS gate-driver circuitry
6	GH1	O	Gate driver of external high-side MOS
7	PH1	O	Switching node BUCK1
8	GL1	O	Gate driver of external low-side MOS
9	PGND1	G	Ground for external low-side MOS driver circuitry
10	sensep	I	Positive differential current sense input for BUCK1
11	sensen	I	Negative differential current sense input for BUCK1
12	COMP1	I/O	BUCK1 Error Amplifier compensation network
13	VREG1_S	I	BUCK1 regulated voltage output (to internal voltage monitors)
14	Debug	I	Device debug. Connect to ground when not used
15	BST3	I/O	Boot-strap capacitor to supply BUCK3 high-side MOS gate-driver circuitry
16	VIN3	S	Input voltage supply for BUCK3

No.	Pin name	Pin type	Description
17	PH3	O	Switching node BUCK3
18	PGND3	G	BUCK3 Power ground
19	VREG3_S	I	BUCK3 regulated voltage output (to internal voltage monitors)
20	VREG4_S	I	BUCK4 regulated voltage output (to internal voltage monitors)
21	PGND4	G	BUCK4 Power ground
22	PH4	O	Switching node BUCK4
23	VIN4	S	input voltage supply for BUCK4
24	BST4	I/O	Boot-strap capacitor to supply BUCK4 high-side MOS gate-driver circuitry
25	WKUP	I	Wake up input. Internal 200 kΩ pull-down
26	PH5	O	BOOST switching node
27	PGND5	G	BOOST Power ground
28	VBOOST_S	I	BOOST regulated voltage output (to internal voltage monitors)
29	COMP2	I/O	BUCK2 Error Amplifier compensation network
30	VREG2_S	I	BUCK2 regulated voltage output (to internal voltage monitors)
31	PGND2	G	BUCK2 Power ground
32	PH2	O	Switching node BUCK2
33	VBAT2	S	Input voltage supply for BUCK2
34	BST2	I/O	Boot-strap capacitor to supply BUCK2 high-side MOS gate-driver circuitry
35	SYNCIN	I	PWM input frequency for synchronization purpose. Internal current pull-down
36	SYNCOUT	O	PWM output frequency of inner 2.4M oscillator, or SYNCIN if used
37	WDI	I	Watchdog input. WDI is trigger input from MCU
38	CSN	I	SPI: chip select input. Active low. Internal current pull-up
39	DI	I	SPI: serial data input. Internal current pull-down
40	CLK	I	SPI: serial clock input. Internal current pull-down
41	DO	OD	SPI: serial data output (open drain)
42	RESET_B	OD	Reset
43	FAULT	OD	Fault pin detection to MCU
44	DGND	G	Digital GND
45	SGND	G	Signal ground for low noise circuitry
46	AGND	G	Analog GND
47	LDO	O	Linear regulated output
48	VSLDO	S	Input voltage supply for LDO

## 3 Electrical specifications

### 3.1 Absolute maximum ratings & operating voltage

**Table 2. Absolute maximum ratings & operating voltage**

Pin name	Absolute maximum rating			Operating voltage		
	Min	Max	Unit	Min	Max	Unit
VBAT1	-0.3	42	V	-0.3	32	V
SGND	-0.3	0.3	V	0	0	V
AGND	-0.3	0.3	V	0	0	V
DGND	-0.3	0.3	V	0	0	V
REF	-0.3	6.5	V	-0.3	5.5	V
VSLDO	-0.3	13	V	-0.3	6	V
LDO	-0.3	7	V	-0.3	6	V
WKUP	-0.3	42	V	-0.3	32	V
RESET_B	-0.3	6.5	V	-0.3	5.5	V
WDI	-0.3	6.5	V	-0.3	5.5	V
CSN	-0.3	6.5	V	-0.3	5.5	V
CLK	-0.3	6.5	V	-0.3	5.5	V
DI	-0.3	6.5	V	-0.3	5.5	V
DO	-0.3	6.5	V	-0.3	5.5	V
FAULT	-0.3	6.5	V	-0.3	5.5	V
SYNCOUT	-0.3	4.6	V	-0.3	3.6	V
SYNCIN	-0.3	6.5	V	-0.3	5.5	V
EXTSUP	-0.3	13	V	-0.3	12	V
BST1	PH1-0.3	PH1+10	V	PH1-0.3	PH1+8	V
GH1	PH1-0.3	PH1+10	V	PH1-0.3	PH1+8	V
PH1	-1	42	V	-1	32	V
GL1	PGND1-0.3	PGND1+10	V	PGND1-0.3	PGND1+8	V
sensep	-0.3	6.5	V	-0.3	5.5	V
	sensen-2	sensen+2	V	sensen-2	sensen+2	V
sensen	-0.3	6.5	V	-0.3	5.5	V
VREG1_S	-0.3	6.5	V	-0.3	5.5	V
PGND1	-0.3	0.3	V	-0.3	0.3	V
VBAT2	-0.3	42	V	-0.3	32	V
BST2	PH2-0.3	PH2+4.6	V	PH2-0.3	PH2+3.6	V
PH2	-1	42	V	-1	32	V
VREG2_S	-0.3	6.5	V	-0.3	5.5	V
PGND2	-0.3	0.3	V	-0.3	0.3	V
VIN3	-0.3	6.5	V	-0.3	5.5	V
BST3	PH3-0.3	PH3+4.6	V	PH3-0.3	PH3+3.6	V
PH3	-1	6.5	V	-1	5.5	V

Pin name	Absolute maximum rating			Operating voltage		
	Min	Max	Unit	Min	Max	Unit
VREG3_S	-0.3	4.6	V	-0.5	3.6	V
PGND3	-0.3	0.3	V	-0.3	0.3	V
VIN4	-0.3	6.5	V	-0.3	5.5	V
BST4	PH4-0.3	PH4+4.6	V	PH4-0.3	PH4+3.6	V
PH4	-1	6.5	V	-1	5.5	V
VREG4_S	-0.3	4.6	V	-0.5	3.6	V
PGND4	-0.3	0.3	V	-0.3	0.3	V
PH5	-0.3	9	V	-0.3	8	V
VBOOST_S	-0.3	13	V	-0.3	7.5	V
PGND5	-0.3	0.3	V	-0.3	0.3	V
Debug	-0.3	42	V	-0.3	20	V
COMP1	-0.3	4.6	V	-0.3	3.6	V
COMP2	-0.3	4.6	V	-0.3	3.6	V

## 3.2 Thermal data

### 3.2.1 Thermal resistance

**Table 3. Operation junction temperature**

Symbol	Parameter	Board	Value unit	Unit
$R_{th\ j-a-2s}$	Thermal resistance junction-to-ambient	2s	66	°C/W
$R_{th\ j-a-2s2p}$		2s2p	32	°C/W
$R_{th\ j-a-2s2pv}$		2s2p+vias	26	°C/W
$R_{th\ j-case}$	Thermal resistance junction-to-case		2.2	°C/W

### 3.2.2 Thermal warning and protection

**Table 4. Temperature thresholds**

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$T_{SD\_TH}$	Thermal Shutdown	–	160	175	190	°C
$T_{SD\_hys}$		Hysteresis	0.5	4	8	°C
$T_{OT\_THx\ (x=1-7)}$	Over temperature warning	–	140	155	170	°C
$T_{OT\_hysx\ (x=1-7)}$		Hysteresis	3	7	11	°C
$T_{SD\_filter}$	Thermal Filter time	–	–	16	–	µs
$T_j$	Junction temperature	$T_j$	-40		150	°C
$T_{stg}$	Storage temperature	$T_{stg}$			150	°C

According to the below formula and considering  $T_{SD\_TH}$  thermal shutdown minimum threshold at 160 °C, the maximum suggested power dissipation is:

$$P_{DISS\_suggested} = (T_{SHD} - T_{AMB}) / R_{THJ-A}$$

**Table 5. Maximum suggested power**

Symbol	T <sub>amb</sub> 125 ° C	T <sub>amb</sub> 105 ° C	T <sub>amb</sub> 80 ° C
R <sub>th j-a-2s</sub>	0.53 W	0.9 W	1.2 W
R <sub>th j-a-2s2p</sub>	1.1 W	1.8 W	2.6 W
R <sub>th j-a-2s2pvias</sub>	1.35 W	2.3 W	3.2 W

### 3.3 Electrical characteristics

V<sub>BAT1</sub> supplies pre-BUCK1 circuitry pre-BUCK1 circuitry the inner reference circuit (band-gap and oscillator) and VREF.

V<sub>BAT2</sub> supplies BUCK2, VSLDO supplies the LDO, VIN3 supplies BUCK3 and VIN4 supplies BUCK4.

V<sub>BAT1,2</sub> = 14 V, T<sub>amb</sub> = -40 °C to 125 °C, unless otherwise specified.

**Table 6. Electrical characteristics**

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
<b>General characteristics</b>						
V <sub>BAT1</sub>	Operating range	-	4	14	32 <sup>(1)</sup>	V
V <sub>BAT2</sub>	Operating range	-	4	14	32 <sup>(1)</sup>	V
I <sub>STANDBY1</sub>	STANDBY mode total current consumption on VBAT1	All regulators off, V <sub>BAT1</sub> = 14 V, non-supply inputs floating, current consumption from the supplies	-	-	50	μA
I <sub>STANDBY2</sub>	STANDBY mode total current consumption on VBAT2	All regulators off, V <sub>BAT2</sub> = 14 V, non-supply inputs floating, current consumption from the supplies	-	-	1	μA
I <sub>ACTIVE</sub>	ACTIVE mode total current consumption	Main BUCK only, V <sub>BAT1-2</sub> = 14 V, EXTSUP = 0 V	-	10	-	mA
I <sub>ACTIVE_ALL</sub>	ACTIVE mode total current consumption	All regulators ON, V <sub>BAT1-2</sub> = 14 V, EXTSUP = 0 V	-	40	-	mA
SR <sub>VBAT1-2_UP</sub> <sup>(2)</sup>	Rising supply voltage slew rate on V <sub>BAT1</sub> and V <sub>BAT2</sub>	-	-	-	35	kV/s
<b>Supply monitors</b>						
V <sub>UV</sub>	Under-voltage threshold for V <sub>BAT1</sub> and V <sub>BAT2</sub>	Supply decreasing	5.3	5.8	6.3	V
V <sub>UV_HYS</sub>	Under-voltage hysteresis	-	-	0.2	0.4	V
V <sub>OK</sub>	OK threshold for VBAT1 or VBAT2, depending on which is the main regulator	Supply increasing	5.5	6	6.5	V
V <sub>OK_HYS</sub>	OK-voltage hysteresis	-	-	0.2	0.4	V
V <sub>OV</sub>	Over-voltage threshold for V <sub>BAT1</sub> and V <sub>BAT2</sub>	Supply increasing	30	32	34	V
V <sub>OV_HYS</sub>	Over-voltage hysteresis	-	-	2	2.4	V
t <sub>UVOV_filter</sub>	Over/under voltage filter time	-	10	16	-	μs
V <sub>RESETB</sub>	RESETB pin low output voltage	I <sub>RESET</sub> = 1 mA	-	0.1	0.25	V
T <sub>RESETB</sub>	RESETB pulse duration	-	4	10	16	μs
V <sub>FAULT</sub>	FAULT pin low output voltage	I <sub>FAULT</sub> = 1 mA	-	0.1	0.25	V



Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
<b>Power on reset</b>						
V <sub>POR_R</sub>	V <sub>BAT1</sub> threshold	V <sub>BAT1</sub> rising	3	3.4	3.8	V
V <sub>POR_F</sub>	V <sub>BAT1</sub> threshold	V <sub>BAT1</sub> falling	2.8	3.2	3.6	V
<b>Oscillator</b>						
f <sub>osc</sub>	Oscillator frequency	-	4.08	4.8	5.52	MHz
f <sub>IN</sub>	Input frequency at SYNCIN pin	-	1.8	-	2.76	MHz
V <sub>H_SYNC</sub>	SYNCIN high threshold	-	2.1	-	-	V
V <sub>L_SYNC</sub>	SYNCIN low threshold	-	-	-	1	V
<b>VREG</b>						
V <sub>VREG</sub>	BUCK1 gate driver inner regulated supply	I <sub>VREG</sub> = 0 mA~50 mA, EXTSUP = 6.3~12 V	5.8	6.0	6.2	V
V <sub>EXTSUP_TH</sub>	Switch over threshold	I <sub>VREG</sub> = 5 mA~50 mA, EXTSUP rising, in ACTIVE mode	-	4.7	-	V
V <sub>EXTSUP_HYS</sub>	Switch over hysteresis	-	-	0.2	-	V
V <sub>DROP_VREG</sub>	Drop out voltage at VREG	I <sub>load</sub> = 50 mA, supplied by VBAT1	-	-	0.25	V
		I <sub>load</sub> = 50 mA, supplied by EXTSUP	-	-	0.4	V
I <sub>LIM_REG</sub>	VREG current limitation	Supplied by VBAT1/EXTSUP	60	85	-	mA
C <sub>VREG</sub>	Capacitive load	-	-	2.2	-	μF
V <sub>REG_OK</sub>	VREG under voltage threshold	VREG rising	-	4	-	V
V <sub>REG_OK</sub>	VREG under voltage threshold	Hysteresis	-	0.26	-	V
<b>BUCK1</b>						
V <sub>IN_BUCK1</sub>	Input voltage range	-	4	-	32	V
V <sub>OUT_BUCK1</sub>	Output voltage (> 200 mA, static)	OTP = 000; V <sub>IN_BUCK1</sub> > 6.2 V	-2.5%		+2.5%	5.0
		OTP = 001; V <sub>IN_BUCK1</sub> > 4.5 V				3.8
		OTP = 010				3.3
		OTP = 011				1.8
		OTP = 100				1.2
		OTP = 101				1.1
		OTP = 110				1.0
		OTP = 111				0.8
V <sub>sense</sub>	Cycle by cycle current limitation sense voltage	-	-	80	-	mV
F <sub>SW_BUCK1</sub>	Switching frequency	-	340	400	460	kHz
F <sub>spread_BUCK1</sub>	Spread spectrum range	F <sub>sw</sub> = 400 kHz	-20	-	20	%
t <sub>programming_dead_BUCK1</sub>	Dead time (Blanktime: non-overlap time plus programming time)	SPI = 000 default	-	50	-	ns
		SPI = 001	-	40	-	ns
		SPI = 010	-	30	-	ns
		SPI = 011	-	0	-	ns
		SPI = 100	-	60	-	ns
		SPI = 101	-	70	-	ns
		SPI = 110	-	100	-	ns

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$t_{\text{programming\_dead\_BUCK1}}$	Dead time (Blanktime: non-overlap time plus programming time)	SPI = 111	-	200	-	ns
$t_{\text{on\_min}}$	-	-	-	208	-	ns
<b>BUCK1 GATE Driver</b>						
Ron HS1	Ron @ Buck1_curr_max	SPI = '0' (1.0 A)	-	1.75	-	$\Omega$
		SPI = '1' (2.0 A)	-	0.85	-	$\Omega$
Ron LS1	Ron @ Buck1_curr_max	SPI = '0' (1.0 A)	-	3.20	-	$\Omega$
		SPI = '1' (2.0 A)	-	1.60	-	$\Omega$
$V_{\text{CLAMP\_VGS\_HS}}$	Clamp protection for Vgs of external transistor	-	9	-	11	V
$V_{\text{CLAMP\_VGS\_LS}}$	Clamp protection for Vgs of external transistor	-	9	-	11	V
$t_{\text{SOFTSTART\_BUCK1}}$	Soft start time when start up, Vref from 0 V to 1 V	SPI = 00	0.3	0.42	0.55	ms
		SPI = 01	0.7	1	1.3	ms
		SPI = 10	1.6	2	2.4	ms
<b>BUCK2</b>						
$V_{\text{IN\_BUCK2}}$	Input voltage range	-	3.3	-	32	V
$V_{\text{OUT\_BUCK2}}$	Output voltage (no load, static)	OTP = 000; $V_{\text{IN\_BUCK2}} > 6.2$ V	-2.5%	5.0	+2.5%	V
		OTP = 001; $V_{\text{IN\_BUCK2}} > 4.5$ V		3.6		V
		OTP = 010		3.3		V
		OTP = 011		1.5		V
		OTP = 100		1.35		V
		OTP = 101		1.2		V
		OTP = 110		1.1		V
		OTP = 111		1.0		V
$t_{\text{on\_min}}$	Min $T_{\text{on}}$ internal FET	-	-	100	-	ns
F <sub>SW</sub>	Free running frequency	OTP = 0	0.34	0.4	0.46	MHz
		OTP = 1	2.04	2.4	2.76	MHz
$\Delta V_{\text{BUCK2}}/V_{\text{BUCK2}}^{(4)}$	Undershoot & overshoot	Load = 0.3 A to 1.8 A, $\Delta t = 10 \mu\text{s}$ , $V_{\text{IN}} = 5$ V	-5	-	5	%
$\Delta V_{\text{LINER-LOADR\_VBUCK2}}$	Static line + load regulation	$V_{\text{IN}} = 6$ V to 32 V, $V_{\text{OUT}} = 5$ V $I_{\text{Load}} = 0.3$ A to 1.8 A	-	-0.45	-	%
$I_{\text{LIMIT}}$	Peak switching current limitation	OTP = 0	1.35	1.8	2.3	A
		OTP = 1	2.6	3.4	4.2	A
Ron <sub>HS</sub>	High side switch on resistance	-	-	120	190	m $\Omega$
Ron <sub>LS</sub>	Low side switch on resistance	-	-	110	190	m $\Omega$
$\eta^{(4)}$	Efficiency	F <sub>SW</sub> = 400 kHz, $V_{\text{IN}} = 14$ V, $V_{\text{OUT}} = 5$ V/3.3 V, $I_{\text{load}} = 2$ A	-	86	-	%
		F <sub>SW</sub> = 2.4 MHz, $V_{\text{IN}} = 5$ V, $V_{\text{OUT}} = 3.3$ V, $I_{\text{load}} = 1$ A	-	88	-	%
$t_{\text{SOFTSTART\_BUCK2}}$	Soft start time when start up, Vref from 0 V to 1 V	SPI = 00 default	0.35	0.45	0.5	ms
		SPI = 01	0.8	1.1	1.4	ms

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$t_{\text{SOFTSTART\_BUCK2}}$	Soft start time when start up, Vref from 0 V to 1 V	SPI = 10	1.8	2.2	2.6	ms
$F_{\text{spread\_BUCK2}}$	Spread spectrum range	Fsw = 400 kHz	-20	-	20	%
		Fsw = 2.4 MHz	-4	-	4	%
$\Phi_{\text{BUCK2}}$	Phase shift to BUCK1	-	-	180	-	deg
$t_{\text{SR\_PH2}}^{(4)}$	Output stage slew rate when F <sub>SW</sub> = 400 kHz	V <sub>IN</sub> = 14 V, I <sub>load</sub> = 1.8 A, V <sub>OUT</sub> = 3.3 V SPI = 00	-	10	-	ns
		SPI = 01	-	20	-	ns
	Output stage slew rate when F <sub>SW</sub> = 2.4 MHz	V <sub>IN</sub> = 5 V, I <sub>load</sub> = 1 A, V <sub>OUT</sub> = 3.3 V	-	10	-	ns
<b>BUCK3</b>						
V <sub>IN\_BUCK3</sub>	Input voltage range	-	3.0	-	5.5	V
V <sub>OUT\_BUCK3</sub>	Output voltage (no load, static)	OTP = 000 V <sub>IN\_BUCK3</sub> > 4.5 V	-2.5%	3.3	+2.5%	V
		OTP = 001		2.5		V
		OTP = 010		2.3		V
		OTP = 011		2.0		V
		OTP = 100		1.8		V
		OTP = 101		1.35		V
		OTP = 110		1.2		V
		OTP = 111		1.0		V
$t_{\text{on\_min}}$	-	-	-	70	-	ns
$\Delta V_{\text{BUCK3}}/V_{\text{BUCK3}}^{(4)}$	Undershoot	Load = 0.3 A to 0.8 A $\Delta t = 10 \mu\text{s}$ , V <sub>IN</sub> = 3.3 V	-5	-	5	%
$\Delta V_{\text{LINEAR-LOADR\_VBUCK3}}$	Static line + load regulation	Load = 0.3 A to 0.8 A	-	0.1	-	%
I <sub>LIMIT</sub>	Peak switching current limitation	-	1.4	1.8	2.3	A
R <sub>onHS</sub>	High side switch on resistance	-	-	150	250	mΩ
R <sub>onLS</sub>	Low side switch on resistance	-	-	110	200	mΩ
F <sub>sw\_BUCK3</sub>	Free-run switching frequency	-	2.04	2.4	2.76	MHz
$\eta^{(4)}$	Efficiency	F <sub>SW</sub> = 2.4 MHz, V <sub>IN</sub> = 3.3 V, V <sub>OUT</sub> = 1.2 V, I <sub>load</sub> = 0.7 A	-	80	-	%
$t_{\text{SOFTSTART\_BUCK3}}$	Soft start time when start up, Vref from 0 V to 1 V	SPI = 00	0.35	0.45	0.55	ms
		SPI = 01	0.8	1.1	1.4	ms
		SPI = 10	1.8	2.2	2.6	ms
$F_{\text{spread\_BUCK3}}$	Spread spectrum range	Fsw=2.4 MHz	-4	-	4	%
$\Phi_{\text{BUCK3}}$	Phase shift to BUCK1	-	-	90	-	deg
$t_{\text{SR\_PH3}}^{(4)}$	Output stage slew rate, F <sub>SW</sub> =2.4 MHz	V <sub>IN</sub> = 3.3 V, I <sub>load</sub> = 0.8 A, V <sub>OUT</sub> = 1.2 V	-	10	-	ns
<b>BUCK4</b>						
V <sub>IN\_BUCK4</sub>	Input voltage range	-	3.0	-	5.5	V
V <sub>OUT\_BUCK4</sub>	Output voltage (no load, static)	OTP = 000 V <sub>IN\_BUCK4</sub> > 4.5 V	-2.5%	3.3	+2.5%	V
		OTP = 001		1.8		V

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
VOUT_BUCK4	Output voltage (no load, static)	OTP = 010	-2.5%	1.35	+2.5%	V
		OTP = 011		1.3		V
		OTP = 100		1.25		V
		OTP = 101		1.2		V
		OTP = 110		1.12		V
		OTP = 111		1.1		V
t <sub>on_min</sub>	-	-	-	70	-	ns
$\Delta V_{\text{BUCK4}}/V_{\text{BUCK4}}^{(4)}$	Undershoot	Load = 0.3 A to 0.6 A $\Delta t = 10 \mu\text{s}$ , V <sub>IN</sub> = 3.3 V	-5	-	5	%
$\Delta V_{\text{LINER-LOADR}}/V_{\text{BUCK4}}$	Static line + load regulation	Load = 0.3 A to 0.6 A	-	0.1	-	%
I <sub>LIMIT</sub>	Peak switching current limitation	-	1	1.35	1.9	A
R <sub>onHS</sub>	High side switch on resistance	-	-	150	250	mΩ
R <sub>onLS</sub>	Low side switch on resistance	-	-	120	220	mΩ
η <sup>(4)</sup>	Efficiency	F <sub>SW</sub> = 2.4 MHz, V <sub>IN</sub> = 3.3 V, V <sub>OUT</sub> = 1.8 V, I <sub>load</sub> = 0.6 A	-	85	-	%
t <sub>SOFTSTART_BUCK4</sub>	Soft start time when start up, V <sub>ref</sub> from 0 V to 1 V	SPI = 00	0.35	0.45	0.55	ms
		SPI = 01	0.8	1.1	1.4	ms
		SPI = 10	1.8	2.2	2.6	ms
F <sub>spread_BUCK4</sub>	Spread spectrum range	F <sub>sw</sub> =2.4 MHz	-4%	-	4%	-
Phi <sub>BUCK4</sub>	Phase shift to BUCK1	-	-	270	-	deg
F <sub>sw_BUCK4</sub>	Free-run switching frequency	-	2.04	2.4	2.76	MHz
t <sub>SR_PH4</sub> <sup>(4)</sup>	Output stage slew rate when f <sub>sw</sub> = 2.4 MHz	V <sub>IN</sub> = 3.3 V, I <sub>load</sub> = 0.6 A, V <sub>OUT</sub> = 1.8 V	-	10	-	ns
<b>BOOST</b>						
V <sub>IN_BOOST</sub>	Input voltage range	-	3.0	-	5.5	V
V <sub>BOOST</sub>	Output voltage	OTP = 0	-2.5%	5	+2.5%	V
		OTP = 1		7		V
I <sub>BOOST_limit</sub>	Switch current limitation	-	500	-	1200	mA
F <sub>SW_BOOST</sub>	Switching frequency	-	2.04	2.4	2.76	MHz
Ph <sub>SBOOST</sub>	Phase shift to BUCK1	-	-	270	-	deg
F <sub>spread_BOOST</sub>	Spread spectrum range	F <sub>SW</sub> = 2.4 MHz	-4%	-	4%	*f <sub>sw</sub>
t <sub>SS_BOOST</sub>	Soft start time	SPI = 00 default	0.4	0.5	0.6	ms
		SPI = 01	0.9	1.2	1.5	ms
		SPI = 10	1.8	2.4	3	ms
R <sub>DSon_BOOST</sub>	LS R <sub>DSon</sub>	-	-	400	700	mΩ
η <sub>BOOST</sub> <sup>(4)</sup>	Efficiency	F <sub>SW</sub> = 2.4 MHz, V <sub>IN</sub> = 3.3 V, V <sub>OUT</sub> = 5 V, Load = 200 mA	-	87	-	%
<b>LDO</b>						
VSLDO	Input voltage range	-	1.8	-	6	V
V <sub>LDO</sub>	Output voltage	OTP = 000	-2.5%	5.0	+2.5%	V
		OTP = 001		3.3		V

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$V_{LDO}$	Output voltage	OTP = 010	-2.5%	2.8	+2.5%	V
		OTP = 011		2.5		V
		OTP = 100		1.8		V
		OTP = 101		1.3		V
		OTP = 110		1.25		V
		OTP = 111		1.2		V
$I_{load}$	Load current range	OTP = 0	1	-	300	mA
$I_{load}$	Load current range	OTP = 1	1	-	600	mA
$V_{drop}$	$I_{out} = 600$ mA	-	-	-	0.6	V
$C_{load}$	-	-	10	-	-	$\mu$ F
$C_{ESR}$	-	-	-	-	100	m $\Omega$
<b>VREF</b>						
$V_{REF}$	REF Output voltage, $I_{VREF} = 5$ mA	OTP = 00	1.78	1.8	1.82	V
		OTP = 01	2.47	2.5	2.53	V
		OTP = 10	3.27	3.3	3.33	V
		OTP = 11	4.06	4.1	4.14	V
$I_{load}$	Load current range	-	1	-	20	mA
$I_{REF\_TOT}$	Reference voltage current limit	-	23	35	-	mA
$C_{VREF}$	VREF load capacitor	-	0.22	-	-	$\mu$ F
$C_{ESR}$	Load capacitor ESR	-	-	-	30	m $\Omega$
$T_{oc\_filter}$	Filter for over current flag of VREF	-	-	4	-	ms
<b>SYNC IN/OUT</b>						
$V_{SYNCOUTL}$	Output low level	$I_{SYNCOUT} = -1$ mA	-	-	0.2	V
$V_{SYNCOUTH}$	Output high level	$I_{SYNCOUT} = 200$ $\mu$ A	3.0	-	3.3	V
$C_{SYNCOUT}$	Pin capacitance inside silicon	(3)	-	10	15	pF
$C_L$	Load capacitor at application level	(4)	-	-	200	pF
$T_{SYNCOUT}$	SYNCOUT cycles/seconds	Aligned with SYNCIN frequency range	-	-	370	ns
$T_{delay\_SYNC\_in-out}$	Delay between SYNCIN rising edge and SYNCOUT rising edge	No load on SYNCOUT pin	-	-	20	ns
$DC_{SYNCIN}$	Duty cycle of SYNCIN	-	30%	-	70%	
$T_{det}$	SYNCIN rising edge detection time	SYNCIN frequency > 1.6 MHz.	10	14	18	$\mu$ s
<b>WKUP</b>						
$V_{WAKE\_ON}$	-	-	3	-	4	V
$V_{WAKE\_OFF}$	-	-	2	-	3	V
$I_{LEAK\_WKUP}$	Leakage current	$V_{WKUP} = 5$ V, active mode	10	-	40	$\mu$ A
$t_{WAKE\_filter}$	-	-	-	60	-	$\mu$ s
$R_{PD\_WAKE}$	Internal pull-down resistor	-	-	200	-	k $\Omega$
$T_{wk\_rec}$	WKUP high duration in REC	SPI = 00 default	8	10	11	ms
		SPI = 01	17	20	22	ms


Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
Twk_rec	WKUP high duration in REC	SPI = 10	26	30	33	ms
		SPI = 11	35	40	44	ms
<b>GND loss comparator</b>						
V <sub>GL_TH</sub>	GND loss threshold	SGND to PGNDx	0.18	0.27	0.34	V
t <sub>GL_filter</sub>	GND loss filter	-	-	16	-	μs
<b>Power output UV/OV monitor</b>						
VUV_L_BUCKx, BOOST, LDO, V <sub>ref</sub>	Under voltage threshold at falling edge of output (as % of output). Referred to the output relative value	SPI = 0 default	-	91	-	%
		SPI = 1	-	86	-	%
VUV_HYS_BUCKx, BOOST, LDO, V <sub>ref</sub>	Hysteresis of UV	-	-	2	3	%
VOV_H_BUCK2 VOV_H_BOOST, LDO VOV_H_VREF, BUCK <sub>1/3/4</sub>	Over voltage threshold at rising edge of output (as % of output). Referred to the output relative value	SPI = 0 (default)	-3.5	107 108 107.5	+3.5	%
VOV_H_BUCK2 VOV_H_BOOST, LDO VOV_H_VREF, BUCK <sub>1/3/4</sub>	Over voltage threshold at rising edge of output (as % of output). Referred to the output relative value	SPI = 1	-3.5	112 113 112.5	+3.5	%
VOV_HYS_BUCKx, BOOST, LDO, V <sub>ref</sub>	Hysteresis of OV	-	-	2	3	%
t <sub>UV_filter_BUCK3,4, BOOST, LDO, V<sub>ref</sub></sub>	Under voltage threshold filter time	-	-	16	-	μs
t <sub>OV_filter_BUCK3,4, BOOST, LDO, V<sub>ref</sub></sub>	Over voltage threshold filter time	-	-	16	-	μs
t <sub>UV_filter_BUCK1</sub> t <sub>UV_filter_BUCK2</sub>	Under voltage threshold filter time	-	-	40	-	μs
t <sub>OV_filter_BUCK1</sub> t <sub>OV_filter_BUCK2</sub>	Over voltage threshold filter time	-	-	40	-	μs
<b>Power Good</b>						
V <sub>TH_PGx</sub> (x=1,2,3,4)	PGx Threshold as output voltage percentage. Referred to the output relative value	SPI = 0 default	-	95	99	%
		SPI = 1	-	90	94	%
t <sub>GLITCH_PG</sub>	Glitch Filter Time for PG	-	-	60	-	μs
<b>Watchdog trigger time</b>						
V <sub>H_WDI</sub>	WDI pin threshold high	-	2.3	-	-	V
V <sub>L_WDI</sub>	WDI pin threshold low	-	-	-	1	V
T <sub>LW</sub>	Long open window	-	160	200	240	ms
T <sub>EFW1</sub>	Early Failure Window 1	SPI = 00	-	-	6.4	ms
T <sub>LFW1</sub>	Late Failure Window 1	SPI = 00	15.6	-	-	ms
T <sub>SW1</sub>	Safe Window 1	SPI = 00	7.8	-	12.7	ms
T <sub>EFW2</sub>	Early Failure Window 2	SPI = 01	-	-	12.7	ms

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
T <sub>LFW2</sub>	Late Failure Window 2	SPI = 01	31.1	-	-	ms
T <sub>SW2</sub>	Safe Window 2	SPI = 01	15.6	-	25.5	ms
T <sub>EFW3</sub>	Early Failure Window 3	SPI = 10	-	-	25.5	ms
T <sub>LFW3</sub>	Late Failure Window 3	SPI = 10	62.2	-	-	ms
T <sub>SW3</sub>	Safe Window 3	SPI = 10	31.1	-	50.9	ms
T <sub>EFW4</sub>	Early Failure Window 4	SPI = 11	-	-	50.9	ms
T <sub>LFW4</sub>	Late Failure Window 4	SPI = 11	124.4	-	-	ms
T <sub>SW4</sub>	Safe Window 4	SPI = 11	62.2	-	101.8	ms


1. L5965 is compatible with car passenger battery. It works up to a continuous operating voltage of 19 V and remains active up to 32 V.
2. Application information.
3. Guaranteed by design
4. Guaranteed by bench tests

**3.3.1 Electrical characteristic curves**


**Figure 4. Efficiency of Buck2 with  $V_{in} = 14\text{ V}$  and  $V_{out} = 3.3\text{ V}$**




**Figure 5. Efficiency of Buck3 with  $V_{in} = 3.3\text{ V}$  and  $V_{out} = 2\text{ V}$**



**Figure 6. Efficiency of Buck4 with  $V_{in} = 3.3\text{ V}$  and  $V_{out} = 1.8\text{ V}$**



**Figure 7. Efficiency of Boost with  $V_{in} = 3.3\text{ V}$  and  $V_{out} = 5\text{ V}$**





## 4 Functional description

### 4.1 Programming by OTP

OTP cells are used to program all regulators output voltages and run frequencies, together with additional device features. Programmable values are:

- BUCK1 output values : 5.0 V, 3.8 V, 3.3 V, 1.8 V, 1.2 V, 1.1 V, 1.0 V or 0.8 V (3 bits)
- BUCK2 output values : 5.0 V, 3.6 V, 3.3 V, 1.5 V, 1.35 V, 1.2 V, 1.1 V or 1.0 V (3 bits)
- BUCK2 current limit value: 1.35 A or 2.6 A (1 bit)
- BUCK2 free running frequency: 0.4 or 2.4 MHz (1 bit)
- BUCK3 output values : 3.3 V, 2.5 V, 2.3 V, 2.0 V, 1.8 V, 1.35 V, 1.2 V, or 1.0 V (3 bits)
- BUCK4 output values : 3.3 V, 1.8 V, 1.35 V, 1.3 V, 1.25 V, 1.2 V, 1.12 V or 1.1 V (3 bits)
- LDO output values : 5.0 V, 3.3 V, 2.8 V, 2.5 V, 1.8 V, 1.3 V, 1.25 V or 1.2V (3 bits)
- LDO output current limitation: 300 or 600 mA (1 bit)
- BOOST output voltage: 7.0 V or 5.0 V (1 bit)
- VREF output voltage: 4.1 V, 3.3 V, 2.5 V or 1.8 V (2 bits)
- Watchdog selection: by WDI pin or through SPI (2 bits)
  - if OTP "WD\_cfg" bits is "00" or "01": Use watchdog;
  - if OTP "WD\_cfg" bits is "10" : No watchdog;
  - if OTP "WD\_cfg" bits is "11": Use SPI as watchdog;
- Effect of WD failure on FSM. If SPI\_WD\_REC\_en=0 and OTP\_WD\_REC\_en=0, a WD failure asserts RESET\_B but not FSM: the device keeps active state with regulators running. If one of these bits is "1", RESET\_B is asserted and FSM goes to REC state.
- Main BUCK selection: BUCK1 or BUCK2 (3 bit)
- Other regulators turning on order: from the second to the seventh one (3 bits per each regulator)
- Regulators turning on delay after Power Good of the previous regulator: 0, 2, 5 or 10 ms (2 bits)
- Reset activation after Power Good signal of a specific regulator (3 bits), with the possibility to add a delay from 0 (no delay) to 10 ms (2 bits)
- Reset activation by the over-voltage of regulators in reset activation list (1 bit)

The step in which the reset is released (OTP Line 8 Bit15:13) at power-up defines the reset activation list. All the regulators turned on before the reset is released are part of the reset activation list and the faults on these controllers affect the status of the device as described in the specific chapters. For example, setting OTP Line 8 Bit15:13 equal to "001" means that the main regulator and the 2nd regulator are part of the reset activation list. The others, if present, starting as 3rd or 4th and so on are not in the reset activation list.

The approach used in the L5965 device is the following:

- L5965 OTP cells must be programmed before the first device turning on:
  - No default status is present for OTP programmed parameters
  - Customer can program OTP by himself
- If all OTP cells are not written, the device automatically moves to OTP program mode.
- OTP programming can be done only one time:
  - It is not possible an additional writing procedure after the first one:
    - 3 bits stored inside OTP means OTP written (USR Area Protection)
  - If the OTP programming procedure fails or it is wrong, the device is discarded

If a regulator is not used (disabled), it is recommended to set to "0" its enable and SeqId (post regulator activation) bits. PGNDx, VREGx\_S and VBOOST\_S pins should be connected to ground, while other pins can be left floating. If the internal VREG is not used, EXSUP pin should be connected to ground.

## 4.2 Voltage regulators and features description

### 4.2.1 VREG

VREG is an internal regulator used to supply Buck1, Buck3 and Buck4. Its output (6.0 V typical) is available at VREG pin and decoupled by using a ceramic capacitor (2.2  $\mu$ F suggested). The regulator has an internal current limitation protection.

An external supply can be provided at EXTSUP pin, in parallel to VBAT1. In ACTIVE mode, if EXTSUP is higher than a fixed threshold (typically 4.6 V), VREG supply is automatically switched to EXTSUP. It helps to improve efficiency and save power dissipation when VBAT1 is higher than EXTSUP.

In case of over-temperature detection on VREG, the PMIC enters REC mode.

When the PMIC is in RAMPUP MAIN or SECUP mode, in case of fail of "vreg ok" on VREG, the IC enters REC mode.

When the PMIC is in other modes, in case of fail of "vreg ok" on VREG, the IC provides a "vreg not ok" status via SPI bit and asserts the FAULT pin.

VREG output value influences the PMIC power-up phase when BUCK2 is configured as main buck.


The minimum value of VBAT1 required to switch-on the IC can be calculated as  $V_{th}(VREG\_OK)_{rising} + VREG$  drop.

In RAMPUP MAIN and SECUP modes, if VBAT1 has not reached the minimum required value and VREG is not ok, then FSM moves to REC state.

In ACTIVE mode, if VBAT1 has not reached the minimum required value and VREG is not ok, all related analog blocks (buck1, buck3, buck4) are active, but the SPI bit and FAULT pin are asserted. To make sure that BUCK1, BUCK3 and BUCK4 fully work, VREG should be higher than 3.5 V.

If this regulator is disabled and not used, EXSUP pin should be connected to ground.


**Figure 8. VREG influence on PMIC behavior**



GADG2711180930PS

### 4.2.2 Pre regulator BUCK1

BUCK1 controller operates using constant frequency peak current mode control. According to OTP selection, it can work as Main BUCK pre-regulator (enabled by WKUP pin signal) or as post-regulator. The input voltage (VBAT1) is compatible to battery level and the overvoltage detection of VBAT1 (typ 32 V, available via SPI and enabled by default) can be disabled via SPI (enabled by default). The switching frequency is set to 400 kHz with the possibility to have Spread Spectrum (enabled by default and disabled via SPI). Driving stage maximum output current is programmable via SPI to 1 A or 2 A. Output voltage is programmable via OTP to 8 possible values (5.0 V, 3.8 V, 3.3 V, 1.8 V, 1.2 V, 1.1 V, 1.0 V or 0.8 V). The inductor current is monitored by a Sense Amplifier, sensing the drop on an external resistor, then the current limit value depends on the resistor value. Output power stage dead time (to avoid Cross Conduction) is programmable via SPI on 8 different levels. Soft Start time is programmable via SPI. Compensation network is external.

**Figure 9. Pre regulator BUCK1**


GAPG2206151644PS

In dropout operation the external high-side MOSFET is kept always on; every fourth clock cycle it has to be turned off for 180ns to recharge bootstrap capacitor. This allows a maximum duty cycle of 98%.

BUCK1 controller provides the following diagnostic:

- Monitor of the output voltage is monitored by an independent circuit for UV/OV detection: thresholds are set via SPI.
- Monitor of the Power Good thresholds: are set via SPI (at 5/10% of VBUCK1) and the status is provided via SPI bit.
- Over Current Protection via current sense amplifier.
- Over Temperature detection by a local thermal sensor.
- PGND1 loss detection.

If BUCK1 is set as Main BUCK pre-regulator:

- If a UV/OV fault occurs, then Fault pin is asserted and the corresponding fault bit is set inside the SPI register, where can be read and cleared. RESET\_B is always asserted in case of UV. In case of OV, it is possible to enable or disable the reset for all regulators together by OTP. The reset moves the device to REC state.
- If OT occurs, the power stage is switched OFF with a 16  $\mu$ s filter time. The output decreases until UV is detected. The regulator goes in REC state and can restart only when OT flag is reset. The corresponding SPI bit is set and FAULT pin is asserted.
- The over current limitation is a cycle by cycle protection: when the fault happens, the corresponding fault bit (Buck\_OC\_STAT) is set in the SPI register. This bit doesn't change the regulator behavior. If the fault happens for 7 consequent cycles, the FAULT pin is asserted (latched).
- If PGND1 ground loss occurs, all regulators are turned OFF, FAULT and RESET\_B pins are asserted and device goes back to REC state. Until the fault is present, any tentative of turning on the regulator is ignored.

If BUCK1 is set as BUCK post-regulator we have the same behavior as above, except that:

- In case of UV fault, RESET\_B is asserted according to OTP reset activation and power up sequence. If PGND1 ground loss occurs, the regulator is turned OFF and the FAULT pin is asserted. RESET\_B is asserted according to OTP reset activation and power up sequence. Until the fault is present and stored any tentative of turning on the regulator is ignored. BUCK1 can be turned on again after the fault removal and a Read & Clear cycle.

If this regulator is disabled and not used, VREG1\_S and PGND1 pins should be connected to ground.

### 4.2.3 Pre-regulator BUCK2

The BUCK2 regulator operates using constant frequency peak current mode control. According to OTP selection about Main BUCK, it can work as Main BUCK pre-regulator (enabled by WKUP pin signal) or as post-regulator. The input voltage (VBAT2) is compatible with battery level (up to 32 V) and the overvoltage detection of VBAT2 (typ 32 V, available via SPI and enabled by default) can be disabled via SPI (enable by default condition). The switching frequency is set via OTP to 0.4/2.4 MHz with the possibility to have Spread Spectrum (enabled by default and disabled via SPI); a phase shift of 180° versus BUCK1 is internally generated. Output voltage is programmable with internal OTP cells to 8 possible values (5.0 V, 3.6 V, 3.3 V, 1.5 V, 1.35 V, 1.2 V, 1.1 V or 1.0 V). Over current protection can be set via OTP to 1.5 A or to 3 A. Soft start time and power stage driver slew rates (change in  $T_{rise}$  and  $T_{fall}$ ) can be independently set via SPI. Compensation network is external.

The BUCK2 regulator provides the following diagnostics:

- Monitor of the output voltage by an independent circuit for UV/OV detection: thresholds are set via SPI.
- Monitor of the Power Good thresholds is set via SPI (at 5/10% of VBUCK2) but the information is not available on the bus in active mode.
- Over Current Protection (with 2 selectable values by OTP) on High Side FET.
- Over Temperature detection by a local thermal sensor.
- PGND2 loss detection. An external schottky diode is necessary to protect the power stage in case of ground loss.

If BUCK2 is set as Main BUCK pre-regulator:

- If a UV/OV fault occurs then Fault pin is asserted and the corresponding fault bit is set inside the SPI register, where it can be read and cleared. RESET\_B is always asserted in case of UV. In case of OV, it is possible to enable or disable the reset for all regulators together by OTP. The reset moves the device to REC state.
- If OT occurs, the power stage is switched OFF with a 16  $\mu$ s filter time. The output decreases until UV is detected. The regulator goes in REC state and can restart only when OT flag is reset. The corresponding SPI bit is set and FAULT pin is asserted.
- The over current limitation is a cycle by cycle protection: when the fault happens, the corresponding fault bit (Buck\_OC\_STAT) is set in the SPI register. This bit doesn't change the regulator behavior. If the fault happens for 7 consequent cycles, the FAULT pin is asserted (latched).
- If PGND2 ground loss occurs, all regulators are turned OFF, FAULT and RESET\_B pins are asserted and the device goes back to REC state. Until the fault is present any tentative of turning on the regulator is ignored.

If BUCK2 is set as BUCK post-regulator we have the same behavior as above, except that:

- In case of UV fault, RESET\_B is asserted according to OTP reset activation and power up sequence.
- If PGND2 ground loss occurs, the regulator is turned OFF and Fault pin is asserted. RESET\_B is asserted according to OTP reset activation and power up sequence. Until the fault is present and stored any tentative of turning on the regulator is ignored. BUCK2 can be turned on again after the fault removal, Read & Clear cycle.

If this regulator is disabled and not used, VREG2\_S and PGND2 pins should be connected to ground.

### 4.2.4 Post regulator BUCK3

BUCK3 regulator operates using constant frequency peak current mode control. The input voltage (VIN3) is compatible to the Main regulator output (up to 5.5 V). The switching frequency is 2.4 MHz with the possibility to have Spread Spectrum (enabled by default and disabled via SPI); a phase shift of 90° versus BUCK1 is internally generated. Output voltage is programmable via OTP cells to 8 possible values (3.3 V, 2.5 V, 2.3 V, 2.0 V, 1.8 V, 1.35 V, 1.2 V, or 1.0 V). The soft start time can be set via SPI. Compensation network is internal.

BUCK3 regulator provides the following diagnostic:

- Monitor of the output voltage by an independent circuit for UV/OV detection: thresholds are set via SPI.

- Monitor of the Power Good thresholds: are set via SPI (at 5/10% of VBUCK3) and the status is provided via SPI bit.
- Over Current Protection on High Side FET.
- Over Temperature detection by a local thermal sensor.
- PGND3 loss detection.

BUCK3 fault management:

- If a UV/OV fault occurs then the FAULT pin is asserted and the corresponding fault bit is set inside the SPI register, where it can be read and cleared. RESET\_B is asserted in case of UV, according to OTP reset activation and power up sequence. In case of OV, it is possible to enable or disable the reset for all regulators together by OTP. The reset moves the device to REC state.
- If OT occurs, the power stage is switched OFF with a 16us filter time. The output decreases until UV is detected. The regulator goes in REC state and can restart only when OT flag is reset. The corresponding SPI bit is set and FAULT pin is asserted.
- The over current limitation is a cycle by cycle protection: when the fault happens, the corresponding fault bit (Buck\_OC\_STAT) is set in the SPI register. This bit doesn't change the regulator behavior. If the fault happens for 7 consequent cycles, the FAULT pin is asserted (latched).
- If PGND3 ground loss occurs, the regulator is turned OFF and the FAULT pin is asserted. RESET\_B is asserted according to OTP reset activation and power up sequence. The device moves to REC state. Until the fault is present and stored any tentative of turning on the regulator is ignored. BUCK3 can be turned on again after the fault removal and a Read & Clear cycle.

If this regulator is disabled and not used, VREG3\_S and PGND3 pins should be connected to ground.

#### 4.2.5

#### Post regulator BUCK4

BUCK4 regulator operates using constant frequency peak current mode control. The input voltage (VIN4) is compatible to the Main regulator output up to 5.5 V. The switching frequency is 2.4 MHz with the possibility to have Spread Spectrum (enabled by default and disabled via SPI); a phase shift of 270 ° versus BUCK1 is internally generated. Output voltage is programmable with internal OTP cells to 8 possible values (3.3 V, 1.8 V, 1.35 V, 1.3 V, 1.25 V, 1.2 V, 1.12 V or 1.1 V). The soft start time can be set via SPI. Compensation network is internal.

BUCK4 regulator provides the following diagnostic:

- Monitor of the output voltage by an independent circuit for UV/OV detection: thresholds are set via SPI.
- Monitor of the Power Good thresholds: are set via SPI (at 5/10% of VBUCK4) and the status is provided via SPI bit.
- Over Current Protection on High Side FET.
- Over Temperature detection by a local Thermal sensor.
- PGND4 loss detection.

BUCK4 Fault management:

- If a UV/OV fault occurs then the FAULT pin is asserted and the corresponding fault bit is set inside the SPI register, where can be read and cleared. RESET\_B is asserted in case of UV, according to OTP reset activation and power up sequence. In case of OV, it is possible to enable or disable the reset for all regulators together by OTP. The reset moves the device to REC state.
- If OT occurs, the power stage is switched OFF with a 16 μs filter time. The output decreases until UV is detected. The regulator goes in REC state and can restart only when OT flag is reset. The corresponding SPI bit is set and FAULT pin is asserted.
- The over current limitation is a cycle by cycle protection: when the fault happens, the corresponding fault bit (Buck\_OC\_STAT) is set in the SPI register. This bit doesn't change the regulator behavior. If the fault happens for 7 consequent cycles, the FAULT pin is asserted (latched).
- If PGND4 ground loss occurs, the regulator is turned OFF and the FAULT pin is asserted. RESET\_B is asserted according to OTP reset activation and power up sequence. The device moves to REC state. Until the fault is present and stored any tentative of turning on the regulator is ignored. BUCK4 can be turned on again after the fault removal, Read & Clear cycle.

If this regulator is disabled and not used, VREG4\_S and PGND4 pins should be connected to ground.

#### 4.2.6 BOOST

The BOOST regulator is a converter running at 2.4 MHz that provides a nominal voltage of 5 V/7 V (selectable via OTP). Spread Spectrum on PWM is enabled by default and disabled via SPI; a phase shift of 270° versus BUCK1 is internally generated. Soft start time is programmed via SPI. Compensation network is internal.

The BOOST regulator provides the following diagnostic:

- Monitor of the output voltage by an independent circuit for UV/OV detection.
- Monitor of the Power Good: thresholds status provided via SPI bit.
- Over Current Protection.
- Over Temperature detection by a local thermal sensor.
- PGND5 loss detection.

BOOST fault management:

- If a UV/OV fault occurs the FAULT pin is asserted and the fault bit is set in the SPI register, where it can be read and cleared.
- If OT occurs, the power stage is switched OFF with a 16 µs filter time. The output decreases until UV is detected. The regulator goes in REC state and can restart only when OT flag is reset. The corresponding SPI bit is set and FAULT pin is asserted.
- The over current limitation is a cycle by cycle protection: when the fault happens, the corresponding fault bit (Buck\_OC\_STAT) is set in the SPI register. This bit doesn't change the regulator behavior. If the fault happens for 7 consequent cycles, the FAULT pin is asserted (latched).
- If PGND5 ground loss occurs, the BOOST is turned OFF and FAULT pin is asserted. Until the fault is present and stored any tentative of turning on the regulator is ignored. The BOOST can be turned on again after the fault removal, and a Read & Clear cycle.

If this regulator is disabled and not used, VBOOST\_S and PGND5 pins should be connected to ground.

#### 4.2.7 LDO

LDO is a low drop out linear regulator with 8 programmable output voltages (5.0 V, 3.3 V, 2.8 V, 2.5 V, 1.8 V, 1.3 V, 1.25 V or 1.2 V) through OTP cell. The input voltage (VSLDO) is compatible to main regulator output (up to 5.5 V).

The LDO regulator provides the following diagnostic:

- Programmable Over Current limitation in case of over-load or short to ground.
- Monitor of the output voltage is monitored by an independent circuit for UV/OV detection.
- Over Temperature detection by a local thermal sensor.

LDO Fault management:

- In case of OV, the power stage is turned off, the fault SPI bit is set and the FAULT pin is asserted. The power stage is turned on again when the OV is removed. RESET\_B is asserted if enabled by OTP, and it moves the device to REC state.
- In case of UV, the SPI bit is set and the FAULT pin is asserted. RESET\_B is asserted, according to OTP reset activation and power up sequence, and moves the device to REC state.
- If OT occurs, the LDO is switched OFF with a 16 µs filter time. The output decreases until UV is detected. The regulator goes in REC state and can restart only when OT flag is reset. The corresponding SPI bit is set and FAULT pin is asserted.

#### 4.2.8 VREF

L5965 includes a 1% precise voltage reference output to supply a system ADC. Output voltage can be selected via OTP cell (4.1 V, 3.3 V, 2.5 V or 1.8 V).

VREF provides the following diagnostic:

- Over Current limitation in case of over-load or short to ground.
- Monitor of the output voltage by an independent circuit for UV/OV detection.

VREF Fault management:

- In case of OV, the power stage is turned off, the fault SPI bit is set and the FAULT pin is asserted. The power stage is turned on again when the OV is removed.
- In case of UV, the fault SPI bit is set and the FAULT pin is asserted.
- In case of OC on VREF for 4 ms, the SPI register fault bit is set and VREF turns off. The FAULT pin is asserted. VREF turns on again when OC is removed.

#### 4.2.9 ADC

The ADC included in L5965 is a function that allows the characterization of the device on an evaluation board. It is not intended for use in application. The absence of the ADC in the application does not affect the functionality of the PMIC or the system's safety level.

It is a 10 bit SAR ADC able to provide via SPI a digital information on internal local thermal sensors (divided in Thermal Clusters), VBAT1 and VBAT2.

Each cluster has a dedicated thermal warning and shutdown flag and the cluster temperature can be read out by SPI.

In case the temperature of a cluster reaches the thermal shutdown threshold, the outputs assigned to this cluster are shut down (all other outputs remain active). Thermal shutdown is independent from the ADC.

#### 4.2.10 Wake up pin (WKUP)

The WKUP pin has an internal pulldown resistance. The maximum voltage this pin can sustain is limited to 40 V. A higher voltage compliance level in the application can be achieved by applying an external series resistor between the WKUP pin and the external wake-up signal.

- When the device is in STANDBY mode, it can be activated by a voltage above  $V_{WAKE\_ON}$  threshold, with a minimum duration of  $t_{WAKE\_FILTER}$ .
- The device can be moved to STANDBY mode, applying a voltage below  $V_{WAKE\_OFF}$  threshold, with a minimum pulse width of  $t_{WAKE\_FILTER}$ .

#### 4.2.11 Synchronizing pin (SYNC in/out)


The user can provide an external clock on SYNCIN pin (higher than 1.8 MHz) in order to change the switching frequency of the internal regulators (Buck1, Buck2, Buck3, Buck4 and Boost).

In case an external clock is not provided, SYNCIN can be left floating (with inner pull-down resistor). All regulators work at their default switching frequency or, for the Buck2, the frequency selected by OTP.

When a clock at  $f_{syncin}$  frequency is provided on SYNCIN pin:


- Buck1 works at  $f_{syncin}/6$  if  $f_{syncin} > 1.8$  MHz or 400 kHz (default switching frequency) if  $f_{syncin} < 1.2$  MHz.
- Buck3, Buck4 and Boost work at  $f_{syncin}$  if  $f_{syncin} > 1.8$  MHz or 2.4 MHz (default switching frequency) if  $f_{syncin} < 1.2$  MHz.
- When the frequency of the Buck2 is set to 2.4 MHz by OTP, the Buck2 works at  $f_{syncin}$  if  $f_{syncin} > 1.8$  MHz or 2.4 MHz (default switching frequency) if  $f_{syncin} < 1.2$  MHz.
- When frequency of the Buck2 is set to 400 kHz by OTP, the Buck2 works at  $f_{syncin}/6$  if  $f_{syncin} > 1.8$  MHz or 400 kHz (default switching frequency) if  $f_{syncin} < 1.2$  MHz.

Figure 10. SYNC IN/OUT in Active mode



GADG1105180837PS

Figure 11. SYNCOUT output buffer




GADG1105180841PS



#### 4.2.12 Reset and Fault

In ACTIVE mode, a reset signal is generated by L5965 at RESET\_B pin in case of UV, OV if enabled by OTP, PG loss on Main regulator and Watchdog failure (wrong trigger of WD). Every regulator that can issue a reset, moves the device to REC state. Reset behavior at Power Up phase is fully described in [Section 6 Device operating mode](#).

**Figure 12. Reset circuit diagram in ACTIVE mode**



GAPG2306150942PS

A loss of ground (PGLOSS) asserts RESET\_B with the following rules:

1. if the regulator is disabled by OTP, PGLOSS cannot assert RESET\_B;
2. if the regulator is enabled by OTP, but it is not in the Reset Activation list, PGLOSS cannot assert RESET\_B;
3. if the regulator is enabled by OTP and it is in the Reset Activation list, no matter if it is disabled by SPI, PGLOSS can assert RESET\_B.

The undervoltage (UV) asserts RESET\_B with the following rules:


- if the regulator is disabled by OTP, UV cannot assert RESET\_B;
- if the regulator is enabled by OTP, but it is not in the Reset Activation list, UV cannot assert RESET\_B;
- if the regulator is enabled by OTP and it is in the Reset Activation list, but it is disabled by SPI, UV cannot assert RESET\_B;
- if the regulator is enabled by OTP, it is in the Reset Activation list and it is not disabled by SPI, UV can assert RESET\_B.

The overvoltage (OV) asserts RESET\_B in a similar way as the undervoltage, with this additional condition:

- if OvRst\_EN is set to 0 through OTP, the OV cannot assert RESET\_B.

A FAULT signal is generated in active mode in case of a fault, as shown in [Figure 13](#).

- "SPI\_parity\_fail" refers to SPI\_PAR\_FAIL, Bit2 of SPI fault STAT
- "PowerUp fault" is an error generated by regulators during power-up phase:
  - each regulator should complete its own power-up phase up to the power good signal within 20 ms
- "LBIST\_err" is an error generated by one of the following checks:
  - Buck clock generation
  - Logic diagnostics circuit
  - Main State Machine

**Figure 13. Fault function in active mode**


GADG1105180907PS

In order to avoid triggering RESET and FAULT during the soft start time, the UV is masked when regulators (BUCK1//3/4, BOOST, LDO and VREF) are going to be enabled. The masking time is given by the following table.

**Table 7. UV masking time**

Regulator	Masking time (ms typ.)
BUCK1	5
BUCK2	5
BUCK3	5
BUCK4	5
BOOST	5
VREF	0.5
LDO	0.5
VREG	0.5

#### 4.2.13 Configurable watchdog and reset

During normal operation, the watchdog monitors the microcontroller within a programmable trigger cycle. When the device is in ACTIVE mode, which means the power up phase has been correctly performed and RESET\_B signal has been released, the watchdog is started with a timeout (long open window TLW ) to allow the microcontroller to run its own setup and then to start the window watchdog by setting an inner signal TRIG = 1. Subsequently, the micro controller has to serve the watchdog by providing the watchdog trigger bit TRIG within the safe trigger area TSW. The trigger time is configurable by SPI. A correct watchdog trigger signal immediately starts the next cycle. A wrong watchdog trigger causes a watchdog failure.

WDI signal can be ignored (by setting OTP bit) and SPI can be used as watchdog: in this case, a specific SPI register must be accessed and toggled by SPI within the watchdog window. If the register is not refreshed at the right time, a watchdog failure happens. In case of a watchdog failure, RESET\_B and FAULT pins are always asserted, and the device goes to REC mode or keeps in ACTIVE mode depending on the WD\_REC\_en OTP configuration.


If OTP\_WD\_REC\_en = 1 the device goes to REC mode in case of WD failure, and WD is no more active until the ACTIVE mode is reached.

If OTP\_WD\_REC\_en = 0, the device keeps in ACTIVE mode in case of WD failure, and WD is inactive for 280 ns (1 system clock cycle, not significant), then active again in Long open window, and RESET\_B asserts a small pulse (typ 8 μs). Moving SPI\_WD\_REC\_en = 1, the device behavior is the same as OTP\_WD\_REC\_en = 1. Configuration with OTP\_WD\_REC\_en = 0 is useful if voltages should be immediately active in order to initialize the system, regardless of the WD signal.

It's recommended to add an external 10 KΩ pull-down resistor on WDI pin to prevent incorrect watchdog initialization.

The following picture illustrates the watchdog behavior.

**Figure 14. Watchdog behavior**




WD is working when in ACTIVE mode and OTP bit is enabled

GAPG2306150737PS

The watchdog trigger time is configured by setting SPI. The change of this time is not limited to the Long Open Window. It can be changed also in "Window mode" state. However, it is suggested to write these bits only during the long window, in order to avoid watchdog failures. Besides, the first trigger time should be <math>< TLW (160 ms)</math>, after that, next trigger should happen between (previous  $\_Trigger\_time + TSW\_min$ ) and (previous  $\_Trigger\_time + TSW\_max$ ).

**Figure 15. Watchdog timing if  $WD\_REC\_en = 1$**



GADG1105181220PS

Figure 16. Watchdog timing if WD\_REC\_en = 0





Figure 17. Watchdog Early, Safe and Late window diagram



#### 4.2.14 Under-Voltage, Over-Voltage and Power-Good

All regulators are monitored and Power-Good, Over-Voltage and Under-Voltage information is provided through SPI.


One SPI bit allows to select between two threshold options:

- UV/PG/OV of 91%, 95%, 108%
- UV/PG/OV of 86%, 90%, 113%

Over-voltage and Power-Good are checked when the signal is rising, the Under-Voltage is valid when the signal is falling.

The next figure shows the relationships among these monitors.

**Figure 18. Output voltage and monitors**



GADG0407181523PS

#### 4.2.15 Temperature control and VBATx voltage through internal ADC

In order to provide an advanced on-chip temperature control, power outputs are grouped in 7 clusters with dedicated thermal sensors. The sensors are suitably located on the device. TH1 is associated to the internal VREF, TH2 to Buck1, TH3 to Buck2, TH4 to Buck3, TH5 to Buck4 and the Boost, TH6 to the LDO, TH7 to the center of the die. In case the temperature of a cluster reaches the thermal shutdown threshold, the event is written in the register, the fault pin is activated, and the single regulator is switched off (all other outputs remain active). In particular, what is described below takes place.

**Thermal Cluster TH1:** in case the temperature of TH1 reaches the thermal shutdown threshold, the device moves to REC mode. The corresponding SPI bit is set and the FAULT pin is asserted.

**Thermal Clusters TH2, TH3, TH4, TH5, TH6:** in case the temperature reaches the thermal shutdown threshold, the corresponding regulator, is shut down. The power stage is switched OFF with a 16  $\mu$ s filter time. The output decreases and, when the UV is detected, the buck goes in REC state and can be restarted only when the OT flag is reset. The corresponding SPI bit is set and the FAULT pin is asserted. In case the thermal shutdown condition is suspended before the UV is detected, the regulator output turns on again. When the regulator is disabled by OTP, in case the temperature of that cluster reaches the thermal shutdown threshold, the corresponding SPI bit is set and the FAULT pin is asserted.

**Thermal Cluster TH7:** in case the temperature of TH7 reaches the thermal shutdown threshold, the corresponding SPI bit is set and the FAULT pin is asserted.

Cluster temperatures information is available in the SPI registers and can be calculated from the binary coded register values:

$$Decimal = \frac{(358.26 - T_j)}{0.488} \quad (1)$$

$$T_j = 358.26 - Decimal \times 0.488 \quad (2)$$

We can get this information:

T = -40 °C → decimal code is 816 (0x330, read out from SPI register)

T = 25 °C → decimal code is 683 (0x2AB, read out from SPI register)

Read out SPI register 0x330, means the decimal is 816 → T = -40 °C

Read out SPI register 0x2AB, means the decimal is 683 → T = 25 °C

Also VBATx can be read from 0 to 22 V (above 22 V the ADC output doesn't change):

$$Decimal = 46.55 \times V_{BATx(x=1,2)} - 1 \quad (3)$$

$$V_{BATx} = \frac{decimal + 1}{46.55} \quad (4)$$

Example:

V<sub>BAT1</sub> = 14 V → decimal code is 651 (0x28B, read out from SPI register)

Read out SPI register 0x28B, means the decimal is 65 → V<sub>BAT1</sub> = 14 V

#### 4.2.16 Maximum Duty Cycle and Refresh Mode for Buck


The high-side N-channel MOSFET is turned on at the beginning of each clock cycle and kept on until the inductor current reaches its peak value as set by the regulation loop. Once the high side power is turned OFF, and after a small delay (shoot-through delay), the lower N-channel MOSFET is turned on until the start of the next clock cycle.

In dropout operation the high-side MOSFET can stay on 100%. To ensure the bootstrap capacitor is recharged, the buck low-side power is forced off time (140ns) per 4 cycles. It is called “refresh mode”. This forced OFF time limits the maximum duty cycle of the buck to:

$$D_{\max} = 1 - f_{sw} \cdot t_{OFF} \cdot 0.25 \quad (5)$$

The actual maximum duty cycle varies with the switching frequency.

**Figure 19. Refresh mode in bucks**



#### 4.2.17 Frequency-Hopping Spread Spectrum

L5965 features a pseudo-random spectrum for 2.4 MHz switching frequency, and a triangular spread architecture for 400 kHz switching frequency. The frequency shifts only by one step at each cycle to avoid large jumps in bucks and boost switching frequencies.

## 5 SPI format and register mapping

A 32-bit SPI bus is used for bi-directional communication with the microcontroller, for functional and test purpose. A write operation leads to a modification of the addressed data by the payload if a write access is allowed (e.g. control register, valid data). A read operation (based on previous communication request) shifts out the data present in the addressed register (out of frame data exchange protocol). MISO (multi-slave) operation is not supported.

A Read & Clear Operation will lead to a clear of addressed status bits. The bits to be cleared are defined first by payload bits set to 0. The SPI word is represented in the below figure.

**Figure 20. SPI word representation**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DI	RW	ADDRESS									RSV TM	CNT	DATA WRITE														CRC					
DO	SPI ERR	IERR	ADDRESS FBACK									DATA READ														CRC						

GAPG2306150958PS

In REC mode, SPI registers are NOT reset. Only SPI\_WDI is reset but in INIT mode or power\_down (when in POR).

Logic content is reset only by POR activation, once VBAT falls below POR threshold. WD\_TWAIN is not reset by a Reset command (or a WD fail) regardless of 'WD\_REC\_en' value.

### DI Stream:

- Bit 31: R/W flag. To select read (0) or write (1) operation
- Bit 30-23: SPI register address
- Bit 22: Test Mode flag
- Bit 21: Frame counter (0/1). After Power-on reset, this bit must be '0'. The bit must be toggled according to the previous SPI CNT bit.
- Bit 20-5: Data to be written at selected address
- Bit 4-0: CRC code


### DO Stream:

- Bit 31: Previous SPI communication Error (CRC error, Too long frame, Too short frame, frame count error, SPI error, CSN low time out)<sup>(\*)</sup>
- Bit 30: RSTB<sup>(\*)</sup>
- Bit 29: FAULT<sup>(\*)</sup>
- Bit 28:21: SPI register address (related to the previous transmission)
- Bit 20-5: Data read at selected address (related to previous transmission)
- Bit 4-0: CRC code

*Note:* <sup>(\*)</sup> bit 29 and bit 30 reflect the current status of RSTB pin and FAULT pin. Every time the relevant SPI register is accessed, an internal register will sample the current status of RSTB and FAULT pins, store them, then shift them out on SPI DO frame at next SPI access. If RSTB and Fault bits in ACTIVE mode are '1', it means there's no reset and no fault.



Figure 21. SPI diagram




GAPG2306151214PS

DO is sampled by the microcontroller on CLK falling edge, DI is sampled by L5965 on CLK falling edge. In case of writing operation selected, internal register is updated at CSN rising edge.

In the below figure SPI protocol is shown:

- 1<sup>st</sup> Frame: Write Access on RW Register X → Register X is updated at the end of the frame.
- After the update of register X, the data out shift register is updated too.
- 2<sup>nd</sup> Frame: Read Access → Register X with data Y is shifted out on MISO.
- Register X is not updated because the R/W bit is LOW.
- The data out shift register is updated with the same data.

Figure 22. SPI protocol diagram



GAPG2306151521PS

To detect frame losses/non-refreshment, Bit21 of DI frame must have opposite values in sequential frames. If a static fault (stuck-at) or cross-talk occurs, the communication data received would not pass the CRC check and will be discarded: FAULT pin is asserted.

If SPI communication has some errors (no matter to which register), the write in data is discarded. In the next SPI communication, DO will automatically read out 0x1D register address and data-in order to give details on SPI error.

Table 8. Input CSN

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
V <sub>CSNLOW</sub>	Input voltage low level	Normal mode	–	–	1	V
V <sub>CSNHIGH</sub>	Input voltage high level	Normal mode	2.3	–	–	V
V <sub>CSNHYS</sub>	V <sub>CSNHIGH</sub> - V <sub>CSNLOW</sub>	Normal mode	0.2	0.4	–	V
I <sub>CSNPU</sub>	Internal pull up resistor	Normal mode	–	800	–	kΩ

**Table 9. Input CLK, DI**

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
V <sub>in L</sub>	Input low level	–	–	–	1	V
V <sub>in H</sub>	Input high level	–	2.3	–	–	V
V <sub>in Hyst</sub>	Input hysteresis	–	0.2	0.4	–	V
I <sub>in</sub>	Pull down current at input	V <sub>in</sub> = 1.5 V	3	7	12	μA
C <sub>in</sub>	Input capacitance at input pins CSN, CLK, DI	Guaranteed by design	–	–	15	pF
f <sub>CLK</sub>	SPI input frequency at CLK	–	–	–	1	MHz

**Table 10. DI, CLK and CSN timing**

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
t <sub>CLK</sub>	Clock period	–	1000	–	–	ns
t <sub>CLKH</sub>	Clock high time	–	400	–	–	ns
t <sub>CLKL</sub>	Clock low time	–	400	–	–	ns
t <sub>set CSN</sub>	CSN setup time, CSN low before rising edge of CLK	–	500	–	–	ns
t <sub>set CLK</sub>	CLK setup time, CLK high before rising edge of CSN	–	500	–	–	ns
t <sub>set DI</sub>	DI setup time	–	25	–	–	ns
t <sub>hold DI</sub>	DI hold time	–	25	–	–	ns
t <sub>r in</sub>	Rise time of input signal	–	–	–	25	ns
	DI, CLK, CSN					
t <sub>f in</sub>	Fall time of input signal	–	–	–	25	ns
	DI, CLK, CSN					

**Table 11. Output DO**

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
V <sub>DO L</sub>	Output low level	I <sub>DO</sub> = -4 mA	–	–	0.3	V
I <sub>DO LK</sub>	Open Drain leakage current	When DO output=high	-5	–	5	μA
C <sub>DO</sub>	Open Drain input capacitance	Guaranteed by design	–	10	15	pF

**Table 12. CSN timing**

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
t <sub>CSN_HL,min</sub>	Minimum CSN high time	Transfer of SPI-command to Input Register	6	–	–	μs
	Active mode					
t <sub>CSNfail</sub>	CSN low timeout	–	20	35	50	ms

## 5.1 SPI frame CRC generator

The SPI protocol is defined by frames of 32 bits with 5 bits of CRC (Cyclic Redundancy Check) in both input and output directions. The polynomial calculation implemented is:


$$g(x) = x^5 + x^2 + 1$$

the structure of CRC generator is shown in [Figure 23. Structure of CRC generator.](#)

Here are the rules:

1. For DI, CNT=DI[21] is ignored when calculating CRC, it means only {DI[31:22],DI[20:5]} is used to calculate CRC. For example, if DI[31:5]=27'b1000\_0010\_1011\_1111\_1111\_111, the CRC[4:0]= 5'b0\_0011
2. For DO, DO[21] is ignored when calculating CRC, it means only {DO[31:22],DO[20:5]} is used to calculate CRC.
3. The initial value of CRC generator is 5'b1\_1111.
4. MSB (DI[31]) is shift in CRC generator at first.

Figure 23. Structure of CRC generator



GAPG2402160858PS

## 5.2 SPI registers mapping

When registers are not written, their default state is the one shown in the respective map.

### 5.2.1 SPI REG BUCK1

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED					BUCK1_SSCLK_SEL		RESERVED		BUCK1_BLANKTIME			BUCK1_SPREAD_EN	BUCK1_XTH	BUCK1_CUR_MAX	RESERVED
R	R	R	R	R	R/W	R/W	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R
0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0

Address 0x00

BUCK1\_CUR\_MAX: Driver max output current (see [BUCK1 GATE Driver](#))

BUCK1\_XTH: OV/UV/PG threshold setting (see [Power output UV/OV monitor, Power Good](#))

BUCK1\_SPREAD\_EN: Spread spectrum enable

BUCK1\_BLANKTIME: Output power stage blanking time (see [tprogramming\\_dead\\_BUCK1](#))

BUCK1\_SSCLK\_SEL: SoftStart time selection (see [tSOFTSTART\\_BUCK1](#))

### 5.2.2 SPI REG BUCK2

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED					BUCK2_SSCLK_SEL		RESERVED			BUCK2_OUTPUT_SR		BUCK2_SPREAD_EN	BUCK2_XTH	RESERVED	RESERVED
R	R	R	R	R	R/W	R/W	R	R	R	R/W	R/W	R/W	R/W	R	R
0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0

**Address** 0x01

- BUCK2\_XTH: OV/UV/PG threshold setting (see [Power output UV/OV monitor](#), [Power Good](#))
- BUCK2\_SPREAD\_EN: Spread spectrum enable
- BUCK2\_OUTPUT\_SR: Output stage slew rate (see  $t_{SR\_PH2}$ )
- BUCK2\_SSCLK\_SEL: SoftStart time selection (see  $t_{SOFTSTART\_BUCK2}$ )

### 5.2.3 SPI REG BUCK3 and SPI REG WD\_REC\_EN

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED					BUCK3_SSCLK_SEL		RESERVED				SPI_WD_REC_EN	BUCK3_SPREAD_EN	BUCK3_XTH	RESERVED	
R	R	R	R	R	R	R	R	R	R		R/W	R	R	R	R
0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0

**Address** 0x02

- SPI\_WD\_REC\_EN: In case SPI\_WD\_REC\_EN=1, WD failure asserts RESET\_B and makes FSM go to REC state.
- BUCK3\_Xth: OV/UV/PG threshold setting.
- BUCK3\_Spread\_En: Spread spectrum enable.
- BUCK3\_SSCLK\_SEL: SoftStart time selection.

### 5.2.4 SPI REG BUCK4

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
RESERVED					BUCK4_SSCLK_SEL		RESERVED						BUCK4_SPREAD_EN	BUCK4_XTH	RESERVED	RESERVED
R	R	R	R	R	R/W	R/W	R	R	R	R	R	R/W	R/W	R	R	
0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	

**Address** 0x03

BUCK4\_XTH: OV/UV/PG threshold setting (see [Power output UV/OV monitor](#), [Power Good](#))

BUCK4\_SPREAD\_EN: Spread spectrum enable

BUCK4\_SSCLK\_SEL: SoftStart time selection (see [tSOFTSTART\\_BUCK4](#))

### 5.2.5 SPI REG BOOST VREF

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
RESERVED					BOOST_SSCLK_SEL		RESERVED	LDO_XTH	RESERVED				BOOST_SPREAD_EN	BOOST_XTH	VREF_XTH	RESERVED
R	R	R	R	R	R/W	R/W	R	R/W	R	R	R	R/W	R/W	R/W	R	
0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	

**Address** 0x04

VREF\_XTH: OV/UV/PG threshold setting (see [Power output UV/OV monitor](#), [Power Good](#))

BOOST\_XTH: OV/UV/PG threshold (see [Power output UV/OV monitor](#), [Power Good](#))

BOOST\_SPREAD\_EN: Boost spread spectrum enable

LDO\_XTH: OV/UV/PG threshold setting (see [Power output UV/OV monitor](#), [Power Good](#))

BOOST\_SSCLK\_SEL: Boost SoftStart time selection (see [tSS\\_BOOST](#))

### 5.2.6 SPI REG BUCK EN

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
VBAT2_EN	VBAT1_EN	RESERVED							VREF_EN	LDO_EN	BOOST_EN	BUCK4_EN	BUCK3_EN	BUCK2_EN	BUCK1_EN
R/W	R/W	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Address** 0x05

VBAT1/2\_EN: VBAT UV/OV detection Enable  
 (Others)\_EN SPI Regulators Enable/Disable (only in ACTIVE Mode)

### 5.2.7 SPI REG WD

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SPI_WDI	RESERVED							FAULT_TOGGLE		INF_RETRAIL_EN	TWK_REC		WD_TWING		
R/W	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0

**Address** 0x06

WD\_TWING: WatchDog Window timer selection (see [Watchdog trigger time](#))  
 TWK\_REC: WKUP high duration timer selection (see [WKUP](#))  
 INF\_RETRAIL\_EN: 0: finite restart trials  
 1: infinite restart trials (default)  
 FAULT\_TOGGLE: fault pin toggle test bits  
 101: set fault pin 'low';  
 110: set fault pin 'high';  
 others: keep fault pin as original fault output.  
 SPI\_WDI: If SPI bit is used as WatchDog Input, SPI need to toggle this bit in WatchDog time windows. This bit has default value 0.

**5.2.8 SPI REG BUCK STAT1**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
VREF_UV_STAT	LDO_UV_STAT	BOOST_UV_STAT	BUCK4_UV_STAT	BUCK3_UV_STAT	VREF_OC_4MS_STAT	BUCK2_OT_STAT	BUCK2_OC_STAT	BUCK2_UV_STAT	BUCK2_OV_STAT	BUCK2_GLOSS_STAT	BUCK1_OT_STAT	BUCK1_OC_STAT	BUCK1_UV_STAT	BUCK1_OV_STAT	BUCK1_GLOSS_STAT
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Address 0x10

[15:0] '0' means no fault present: read & clear bits

**5.2.9 SPI REG BUCK STAT2**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CENTER_OT_STAT	LDO_OT_STAT	VREG_OT_STAT	BUCK4_OT_STAT	BUCK3_OT_STAT	BOOST_OC_STAT	BUCK4_OC_STAT	BUCK3_OC_STAT	VREF_OV_STAT	LDO_OV_STAT	BOOST_OV_STAT	BUCK4_OV_STAT	BUCK3_OV_STAT	BOOST_GLOSS_STAT	BUCK4_GLOSS_STAT	BUCK3_GLOSS_STAT
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Address 0x11

[15:0] 0: means no fault present: read & clear bits

**5.2.10 SPI REG Fault Table PWUP**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LBIST_ERR	SAF_CRC_FAILED	ABSIT_ERR	WD_FAIL	RESERVED	REC_CNT		VREG_NOK_STAT	RESERVED	VREF_POWERUP_FAULT	BOOST_POWERUP_FAULT	LDO_POWERUP_FAULT	BUCK4_POWERUP_FAULT	BUCK3_POWERUP_FAULT	BUCK2_POWERUP_FAULT	BUCK1_POWERUP_FAULT
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Address** 0x12

XX\_POWERUP\_FAULT: 1: means Power-on failed  
 0: means Power-on succeeded or regulator disabled by OTP

VREG\_NOK\_STAT: Vreg not ok state; read and clear.  
 0: vreg ok;  
 1: vreg not ok

REC\_CNT: the counter of times that FSM into REC; will be cleared in STANDBY. If inf\_retrail\_en=1, REC\_CNT is always 0.

RESERVED (Bit11): this bit is reporting the internal PLL locking status. When "1", the output frequency of the PLL is locked and stable. When "0", the PLL is not yet stable or off.

WD\_FAIL: watchdog fail flag, read and clear; Include normal WDI WD or SPI WD.  
 0: no fail  
 1: fail

ABIST\_ERR: ABist fail flag, read only.  
 0: no fail  
 1: fail

SAF\_CRC\_FAILED: read only.  
 0: no fail  
 1: fail

LBIST\_ERR: read only.  
 0: no fail  
 1: fail



**5.2.11 SPI REG ADC TH1**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED						ADC_TH1									
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1

**Address** 0x13

ADC\_TH1: ADC bits output for TH1 cluster (VREG); read only

**5.2.12 SPI REG ADC TH2**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED						ADC_TH2									
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1

**Address** 0x14

ADC\_TH2: ADC bits output for TH2 cluster (BUCK1); read only

**5.2.13 SPI REG ADC TH3**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED						ADC_TH3									
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1

**Address** 0x15

ADC\_TH3: ADC bits output for TH3 cluster (BUCK2); read only

**5.2.14 SPI REG ADC TH4**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED						ADC_TH4									
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1

**Address** 0x16

ADC\_TH4 ADC bits output for TH4 cluster (BUCK3); read only

### 5.2.15 SPI REG ADC TH5

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED						ADC_TH5									
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1

**Address**      0x17

ADC\_TH5: ADC bits output for TH5 cluster (BUCK4 and BOOST); read only

### 5.2.16 SPI REG ADC TH6

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED						ADC_TH6									
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1

**Address**      0x18

ADC\_TH6: ADC bits output for TH6 cluster (LDO); read only

### 5.2.17 SPI REG ADC TH7

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED						ADC_TH7									
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1

**Address**      0x19

ADC\_TH7: ADC bits output for TH7 cluster (Center of the DIE); read only

### 5.2.18 SPI REG ADC VBAT1

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED				VBAT1_UV_STAT	VBAT1_OV_STAT	ADC_VBAT1									
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Address**     0x1A

- ADC\_VBAT1: ADC output for VBAT1 voltage (see [Section 4.2.9 ADC](#)); read only
- VBAT1\_OV\_STAT: VBAT1 status; read & clear
- VBAT1\_UV\_STAT: VBAT1 status; read & clear

### 5.2.19 SPI REG ADC VBAT2

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED				VBAT2_UV_STAT	VBAT2_OV_STAT	ADC_VBAT2									
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Address**     0x1B

- ADC\_VBAT2: ADC output for VBAT2 voltage (see [Section 4.2.9 ADC](#)); read only
- VBAT2\_OV\_STAT: VBAT2 status; read&clear
- VBAT2\_UV\_STAT: VBAT2 status; read&clear

**5.2.20 SPI REG OT Warning**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
RESERVED									ADC_TH7_OT_Warning	ADC_TH6_OT_Warning	ADC_TH5_OT_Warning	ADC_TH4_OT_Warning	ADC_TH3_OT_Warning	ADC_TH2_OT_Warning	ADC_TH1_OT_Warning	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Address** 0x1C

[6:0] Thermal warning from all the Thermal Clusters; read & clear

**5.2.21 SPI Fault STAT**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED										CSN_LOW_TIMEOUT_FAIL	SPI_ADDRESS_ERR	SPI_FRAME_CNT_FAULT	SPI_PAR_FAIL	SPI_FRAME_SHORT	SPI_FRAME_LONG
R										R	R	R	R	R	R
0										0	0	0	0	0	0

**Address** 0x1D

- SPI\_FRAME\_LONG: SPI frame length error; read & clear
- SPI\_FRAME\_SHORT: SPI frame length error; read & clear
- SPI\_PAR\_FAIL: SPI frame CRC fail; read & clear
- SPI\_FRAME\_CNT\_FAULT: SPI frame error on Count bit; read & clear
- SPI\_ADDRESS\_ERR: SPI frame address error; read & clear
- CSN\_LOW\_TIMEOUT\_FAIL: 0: Csn right;  
1: Csn low time longer than 35 ms; read & clear

### 5.2.22 SPI Silicon Version

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FSM_STATUS				FSM2REC			TOREC_REASON_FLAG					SILVERSION			
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Address**      0x20

SILVERSION: read only ("0000" means 'AA' version)

FSM\_STATUS: read only

- 0001: Shutdown
- 0010: StandBy
- 0011: INIT
- 0100: RampUP\_Main
- 0101: Secup
- 0110: Active
- 0111: Rec
- 1000: Test
- 1001: OTP\_Prog

FSM2REC: read & clear. State machine status before going into REC mode.

- 000: default value after reset release or R&C;
- 001: INIT, means the state machine moved from INIT mode to REC mode;
- 010: RAMPUP MAIN, means the state machine moved from RAMPUP MAIN mode to REC mode;
- 011: SECUP, means the state machine moved from SECUP mode to REC mode;
- 100: ACTIVE, means the state machine moved from ACTIVE mode to REC mode;

TOREC\_REASON\_FLAG: read & clear. The reason that make state machine jump to REC.

When FSM2 REC is INIT:

- Bit4 = 1: lbist\_fail flag makes state machine from INIT to REC.
- Bit5 = 1: abist\_fail flag makes state machine from INIT to REC.
- Bit6 = 1: mbuck\_pg\_loss flag makes state machine from INIT to REC.
- Bit7 = 1: saf\_crc\_fail flag makes state machine from INIT to REC.

When FSM2REC is RAMPUP MAIN:

- Bit4 = 1: lbist\_fail flag makes state machine from RAMPUP MAIN to REC.
- Bit5 = 1: main\_buck\_fail flag (main PG=0 & timer expired) makes state machine from RAMPUP MAIN to REC.
- Bit6 = 1: main\_buck\_pg\_loss makes state machine from RAMPUP MAIN to REC.

When FSM2REC is SECUP:

- Bit4 = 1: lbist\_fail flag makes state machine from SECUP to REC.
- Bit5 = 1: mbuck\_PG=0 flag makes state machine from SECUP to REC.
- Bit6 = 1: mbuck\_pg\_loss flag makes state machine from SECUP to REC.
- Bit7 = 1: vreg\_ot flag makes state machine from SECUP to REC.

When FSM2REC is ACTIVE:

- Bit4 = 1: lbist\_fail flag makes state machine from ACTIVE to REC.
- Bit5 = 1: mbuck\_PG=0 or vreg\_ot flag makes state machine from ACTIVE to REC.
- Bit6 = 1: mbuck\_pg\_loss flag makes state machine from ACTIVE to REC.
- Bit7 = 1: SECUP fail=3 flag makes state machine from ACTIVE to REC.
- Bit8 = 1: Rstb fail.

### 5.2.23 SPI Device Identification

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED									OTP_DEVICE_IDENTIFICATION						OTP_WD_REC_EN
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Address**      0x21


**OTP\_DEVICE\_IDENTIFICATION:** Digital circuit auto download the information from OTP to this register when chip power up. Read only. The default value will be all 0 if OTP is not configured.

**OTP\_WD\_REC\_EN:** When `OTP_WD_REC_EN = 0` and `SPI_WD_REC_EN = 0`, a WD failure asserts `RESET_B` but doesn't affect the FSM. All regulators keep running in active mode. When `OTP_WD_REC_EN = 1`, a WD failure asserts `RESET_B` and makes FSM go to REC state.

## 6 Device operating mode

L5965 can work in different operative modes according to input/SPI signals, OTP/SPI settings, fault management and regulators status.

**Figure 24. State machine**



GADG1405181520PS

## 6.1 Shutdown mode

In Shutdown Mode supply batteries (VBAT1/VBAT2/VINx) are not present and all regulators are OFF.

A rising edge on VBAT1 line (higher than Power On Reset threshold) moves L5965 to STANDBY Mode, if the PMIC has been programmed. Otherwise the L5965 moves to OTP programming mode.

## 6.2 Standby mode

In Standby mode, all the regulators are OFF, RESET\_B is asserted and current consumption is very low. A low to high transition on WKUP pin moves the IC to INIT Mode. If VBAT1 falls below POR threshold, the device goes back to Shutdown Mode.

## 6.3 INIT mode

In INIT mode all the functional checks on analog and digital circuitry are performed:

- OTP program checksum: data integrity is verified and OTP WR bit is checked
- Analog BIST on Voltage monitors (UV/OV)
- Analog BIST on Temperature monitors
- RESET\_B assertion and path is checked
- LBIST (Digital BIST)
- Check if main VBAT is ok

The operative range of the Analog BIST on Temperature monitor reaches up to 125 °C.

Main regulator GND LOSS comparator is active.

LBIST is always active, not only in INIT mode. In INIT mode, in case of issues during LBIST, the IC moves to REC mode. Outside INIT mode, in case of issues during LBIST, the FAULT pin is asserted, and in case of Buck State Machine check error, also the REC mode is entered.

Besides, LBIST includes:

1. Buck clock generation check;
2. Logic diagnostics;
3. Main State Machine check.

If all the checks are completed without any fail, L5965 moves to RAMPUP mode. In case of fail, the device moves from INIT to REC state and the FAULT pin is asserted. A transition (High to Low) on WKUP moves the state machine back to STBY, where the FAULT pin is de-asserted.

## 6.4 REC mode

L5965 goes to REC mode (recovery state) in case the Main Regulator or a regulator associated with the reset activation fails. When the IC moves from active to stand-by state, the power down phase is activated. When the IC moves from the active to REC state, all regulators switch off at the same time.

In this state, the FAULT pin is asserted and RESET\_B is kept low. There are 2 ways to move the device out of REC:

1. A transition High to Low on WKUP pin moves the IC back to STANDBY, where the FAULT pin is de-asserted.
2. If WKUP pin is kept High for a time longer than Twk\_rec and the IC goes in REC mode less than a number of times (3 times if inf\_retrial\_en = 0, infinite times if inf\_retrial\_en = 1), then the device moves from REC to INIT and restarts again.

When the chip enters the REC mode, the IC is switched off. The outputs of the SMPS decrease slowly in order to be ready for next power up phase. The outputs of the SMPS are pulled down to 0 V by an inner pull-down current. The pull-down current of each regulator is typically 12 mA.

## 6.5 RAMPUP MAIN and SEC\_UP

In RAMPUP MAIN status, the main regulator (selected by OTP bit) is turned on: when this phase ends, the state machine moves to SEC\_UP status where all secondary regulators are turned ON following the Power Up sequence programmed by OTP. When the last regulator has finished its power up phase, the device moves to ACTIVE Mode, where the SPI communication is allowed: all regulators that have to be turned on by SPI command can now be enabled.

WKUP pin is not monitored in these transition phases.

Reset signal release is programmed via OTP: three OTP bits associate the reset signal to a regulator.




A regulator is a “reset associated regulator” if it can issue a reset signal. This is decided by OTP. RESET\_B de-asserts only when the Power Good signals of all the “reset associated regulators” are high.

When a regulator starts the power up phase, a dedicated timer, whose duration is typically of 20ms, is started: if the Power Good signal goes high before the time expires, then the state machine moves to the next regulator in the sequence (after the OTP programmed delay). If the time expires and the Power Good is still low, then the correspondent regulator power up phase is considered failed.

We can have two possible scenarios, depending on the regulator type (Main, or reset associated, or Post):

- Main BUCK power up phase fails: the FAULT pin is asserted, RESET\_B is kept low and the device goes to a safe state (called REC state) waiting for a WKUP falling down transition to go back to STANDBY.
- Reset associated regulator or post regulator power up phase fails: the FAULT pin is asserted, RESET\_B signal is kept low and SEC\_UP phase is completed for the other regulators. Once the device has moved to the ACTIVE state, it immediately goes back to SEC\_UP state to retry to turn on the failed regulator. The retry phase is done three times: if the fail is still present, then the device moves to REC state.

Figure 25. State machine for SEC UP



GADG1405181539PS

## 6.6 ACTIVE mode

In ACTIVE Mode the regulators are ON and the device is controlled by SPI: SPI communication is active only in this state. All the regulators, except the Main regulator and the ones disabled via OTP (ENx = 0), can be turned on and off via SPI; if the device goes out from ACTIVE mode, OTP power up phase is recovered.

If a fault occurs, the device can stay in ACTIVE Mode or move to REC, depending on the regulator involved and the kind of fault.

- A fault that asserts RESET\_B moves the IC to the REC phase. WD failure asserting RESET\_B depends on OTP bit WD\_REC\_en: if WD\_REC\_en=1, L5965 moves to REC phase;
- if WD\_REC\_en=0, L5965 keeps in ACTIVE mode.


WKUP pin is continuously monitored: if the signal goes low after a filtering time, then L5965 goes back to STANDBY state after proper Power Down phase.

When the IC is switched on for the first time, supplying VBAT1 and/or VBAT2, a fault is asserted by VBAT1\_uv or VBAT2\_uv. That's not a real fault, and it can be cleared by an SPI read&clear command.

## 6.7 OTP program mode

L5965 needs a programming phase of OTP (One Time Programmable) cells before starting any operation: this is allowed by providing battery line higher than 17 V (~20 V) at VBAT1 pin, together with a dedicated SPI word.

**Figure 26. OTP program flow chart**



After power-on release, the SAF (Antifuse cell) FSM (Finite State Machine) starts to download all SAF rows to internal DFFs. When the auto download has finished, if Prim Id (bit15~13, ROW9) are “000”, the FSM will go to OTP program mode for customer usage.

In this mode, the user could program/burn SAF rows:

- Write data to SAF\_REG\_DI via SPI
- Set SAF parameter in SAF\_REG\_CFG via SPI

The program/burn command should be sent to SAF\_REG\_OP via SPI, then the data in SAF\_REG\_DI will be burned in SAF cells.

USR\_Area\_PROTECTION (bit15~13 of ROW12) is used to protect SAF rows from re-burning; when the bits are “111”, the burning command for USR SAF rows can’t be executed. So the Row12 must be the last one to be burned in the USR Area.

In OTP program mode, the saf\_addr should be from 8~12; otherwise the saf\_opration\_error flag will be set.

Table 13 shows the detailed instructions on how to program an OTP row.

**Table 13. OTP row programming**

Step	Description	Action	SPI Frame
Enter OTP prog mode	Power on device. If OTP has not been burned yet, the device goes to OTP program mode	Power on device.	--
Burn OTP	In this step, selected words (indicated as data1) must be written to a selected row of OTP (address indicated as row_addr)	Write register SAF_REG_DI = “data1” via SPI. Note: bit15~13 of this register is crc of data1, it is auto calculated by digital circuit.	DI frame: Bit31='1', bit30~23 =“0x32”, Bit22='1', bit21='0', bit20~5=data1, bit4~0=CRC.
		Write register SAF_REG_CFG=“0x7000” via SPI; note: saf_hv_en_force_decoding (bit14~bit12 of this register) should be set to “111”, otherwise the burn operation is forbidden.	DI frame: Bit31='1', bit30~23 =“0x31”, Bit22='1', bit21='1', bit20~5=“0x7000”, bit4~0=CRC.
		Send burn command and address of selected row of OTP. Write register SAF_REG_OP=“0x001[row_addr]” via SPI	DI frame: Bit31='1', bit30~23 =“0x30”, Bit22='1', bit21='0', bit20~11=“0x000”, Bit10~9=“01”, Bit8~5=“row_addr”, bit4~0=CRC.
		Wait end of write procedure, then read register SAF_REG_STAT via SPI. For first reading, don't care DO frame.	DI frame: Bit31='0', bit30~23 =“0x34”, Bit22='1', bit21='1', bit20~5=“--”, bit4~0=CRC.
		Read register SAF_REG_STAT via SPI again. Saf_busy (bit4 of this register)='1' indicates burn operation is not finished, then wait a moment and read this register again. Saf_busy =‘0’ indicates burn operation is finished. Saf_opration_error (bit6 of this register) =‘0’ indicates the burn operation is valid, otherwise invalid.	DI frame: Bit31='0', bit30~23 =“0x34”, Bit22='1', bit21='0', bit20~5=“--”, bit4~0=CRC. DO frame: Check if bit28~21=“0x34”, If bit9='0', if bit11='0'.
Read OTP	In this step, read the selected row of OTP	Write register SAF_REG_CFG=“0XXXX” via SPI; This is not necessary, you can skip it if you keep saf_r_code default.	--

Step	Description	Action	SPI Frame
Read OTP	In this step, read the selected row of OTP	Send read command and address of selected row of OTP. Write register SAF_REG_OP="0x002[row_addr]" via SPI	DI frame: Bit31='1', bit30~23 ="0x30", Bit22='1', bit21='1', bit20~11="0x000", Bit10~9="10", Bit8~5="row_addr", bit4~0=CRC.
		Read register SAF_REG_STAT via SPI. For first reading, don't care DO frame. Get read back data on next DO frame, and then check if reading operation is finished (saf_busy=0) and crc of OTP is ok (saf_crc_ok=1/ status_crc_glb=1).	DI frame: Bit31='0', bit30~23 ="0x34", Bit22='1', bit21='0', bit20~5="--", bit4~0=CRC.
		Read register SAF_REG_DO_Bit_Ts via SPI. For first reading, don't care DO frame.	DI frame: Bit31='0', bit30~23 ="0x33", Bit22='1', bit21='1', bit20~5="--", bit4~0=CRC.  DO frame (read back data of SAF_REG_STAT): Check if bit28~21="0x34", If bit9='0', if bit8='1', if bit7='1'.
		Read register SAF_REG_DO_Bit_Ts via SPI again, then get the read back data of this register on DO frame.  Note: bit15~13 of this register is crc of data1, it needs to be checked.	DI frame: Bit31='0', bit30~23 ="0x33", Bit22='1', bit21='0', bit20~5="--", bit4~0=CRC.  DO frame: Check if bit28~21="0x33", If bit20~5="data1".

## 6.8 OTP bit mapping and register configuration

**Figure 27. OTP bit mapping**

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
8	Reset activation		Device identification						OTP_WD_REC_en	BUCK1 CFG			CRC			
9	Prim Id		Non Prim SeqId		BUCK2 CFG					EnBUCK4	EnBUCK3	CRC				
10	SeqId BUCK4		SeqId BUCK3		BUCK4 CFG			OvRst EN	BUCK3 CFG			CRC				
11	SeqId LDO		SeqId BOOST		EnLDO	EnBOOST	LDO CFG				BOOST CFG	CRC				
12	USR Area Protection		SeqId VREF		PowrOn Delay		EnVREF	WDG CFG			VREF CFG		CRC			

**Table 14. Reset activation OTP**

Bit Nb	Name	Description
Row 8 Bit15:13	Reset_activation<2:0> <sup>(1)</sup>	Reset release 000: Reset release after PGOOD of Main BUCK with a delay set by PowrOn Delay 001: Reset release after PGOOD of the 2nd regulator with a delay set by PowrOn Delay 010: Reset release after PGOOD of the 3rd regulator with a delay set by PowrOn Delay

Bit Nb	Name	Description
		011: Reset release after PGOOD of the 4th regulator with a delay set by PowrOn Delay 100: Reset release after PGOOD of the 5th regulator with a delay set by PowrOn Delay 101: Reset release after PGOOD of the 6th regulator with a delay set by PowrOn Delay 110: Reset release after PGOOD of the last regulator with a delay set by PowrOn Delay 111: Reset release when ACTIVE state is reached (unconditional Reset release)

1. All regulators switched on before the Reset is released are considered part of the "Reset activation list"

**Table 15. Device identification OTP**

Bit Nb	Name	Description
Row 8 Bit12:7	Device_id<5:0>	Custom information. It can be read out by SPI.

**Table 16. WD\_REC\_en OTP**

Bit Nb	Name	Description
Row 8 Bit6	OTP_WD_REC_en<0>	When OTP bit = 0, SPI bit = 0 make a WD failure to assert RESET_B but not affect the FSM. All regulators keep running in active mode. If the SPI bit = 1 WD failure asserts RESET_B and makes FSM go to REC state. When OTP bit = 1, a WD failure asserts RESET_B and makes FSM go to REC state.

**Table 17. Buck1 CFG**

Bit num	Name	Description
Row 8 Bit5:3	vsel<2:0>	Output Voltage selection 000: 5.0 V 001: 3.8 V 010: 3.3 V 011: 1.8 V 100: 1.2 V 101: 1.1 V 110: 1.0 V 111: 0.8 V

**Table 18. Primary activation OTP**

PrimId	Non Prim SeqId	EnBuck1	EnBuck2	Note
"101"	[001:110]	1	FSM=ON, SPI=CH	Buck1 is primary, Buck2 is enabled by FSM
"101"	"111"	1	FSM=OFF, SPI=CH	Buck1 is primary, Buck2 can be enabled by SPI <sup>(1)</sup>
"101"	"000"	1	0	Error
"110"	[001:110]	FSM=ON SPI=CH	1	Buck2 is primary, Buck1 can be enabled by FSM
"110"	"111"	FSM=OFF SPI=CH	1	Buck2 is primary, Buck1 can be enabled by SPI <sup>(1)</sup>
"110"	"000"	0	1	Error
"010"	any	1	0	Buck1 is primary, Buck2 is disabled
"000   011   100   111"	any	0	0	Error

1. If enabled by OTP.

**Table 19. Buck2 CFG**

Bit num	Name	Description
Row 9 Bit9	freqsel<0>	Free Running Frequency selection 0: 0.4 MHz 1: 2.4 MHz
Row 9 Bit8	cursel<0>	Max current selection 0: 1.35 A 1: 2.6 A
Row 9 Bit7:5	vsel<2:0>	Output Voltage selection 000: 5.0 V 001: 3.6 V 010: 3.3 V 011: 1.5 V 100: 1.35 V 101: 1.2 V 110: 1.1 V 111: 1.0 V

**Table 20. Enables**

EnBuck4	EnBuck3	EnLDO	EnBoost	EnVREF
enable of buck4 0: disable 1: enable	enable of buck3 0: disable 1: enable	enable of LDO 0: disable 1: enable	enable of Boost 0: disable 1: enable	enable of VREF 0: disable 1: enable

**Table 21. SeqId Buck4, Buck3, LDO, Boost, Vref OTP**

Bit Nb	Name	Description
-	SeqID_x<2:0> (x=buck4, buck3, ldo, boost, vref)	000: regulator is turned on only by SPI enable signal <sup>(1)</sup> 001: regulator is turned on after Main regulator (second regulator) 010: regulator is turned on as third one 011: regulator is turned on as fourth one 100: regulator is turned on as fifth one 101: regulator is turned on as sixth one 110: regulator is turned on as seventh one 111: regulator is turned on only by SPI enable signal <sup>(1)</sup>

1. If enabled by OTP.

**Table 22. Buck4 CFG**

Bit num	Name	Description
Row 10 Bit9:7	vsel<2:0>	Output voltage selection 000: 3.3 V 001: 1.8 V 010: 1.35 V 011: 1.3 V 100: 1.25 V 101: 1.2 V 110: 1.12 V 111: 1.1 V

**Table 23. OvRst\_EN**

Bit num	Name	Description
Row 10 Bit6	OvRst_EN<0>	OV assert RESET_B enable for all regulators except BOOST and VREF 0: no OV of regulator can assert RESET_B; 1: the OV of regulator that is in the reset activation list can assert RESET_B.

**Table 24. Buck3 CFG**

Bit num	Name	Description
Row 10 Bit5:3	vsel<2:0>	Output voltage selection 000: 3.3 V 001: 2.5 V 010: 2.3 V 011: 2.0 V 100: 1.8 V 101: 1.35 V 110: 1.2 V 111: 1.0 V

**Table 25. LDO CFG OTP**

Bit num	Name	Description
Row 11 Bit7	curssel<0>	Maximum current selection 0: 0.299 A 1: 0.599 A
Row 11 Bit6:4	vsel<2:0>	Output Voltage selection 000: 5.0 V 001: 3.3 V 010: 2.8 V 011: 2.5 V 100: 1.8 V 101: 1.3 V 110: 1.25 V 111: 1.2 V

**Table 26. Boost CFG OTP**

Bit num	Name	Description
Row 11 Bit3	vsel<0>	Output Voltage selection 0: 5.0 V 1: 7.0 V

**Table 27. USR Area Protection OTP**

Bit num	Name	Description
Row 12 Bit15:13	Usr_area_protection<2:0>	Rewrite protection. 111: the User SAF rows couldn't be burned or simulated; Others: the User SAF rows could be burned or simulated



**Table 28. PowerOn Delay OTP**


<1:0>	time (ms)
00	0
01	2 (min 1.49, max 2.3)
10	5 (min 4.04 max 5.75)
11	10 (min 8.29 max 11.5)

**Table 29. WDG CFG OTP**

Bit num	Name	Description
Row 12 Bit6:5	Wd_cfg<1:0>	Output Voltage selection 00, 01: use hardware watchdog (WDI pin) 10: no watchdog 11: use SPI as watchdog

**Table 30. VREF CFG OTP**

Bit num	Name	Description
Row 12 Bit4:3	vsel<1:0>	Output Voltage selection 00: 1.8 V 01: 2.5 V 10: 3.3 V 11: 4.1 V

**Figure 28. OTP start-up state check**


GAPG2302160823PS

## 6.9 OTP (SAF) registers

### 6.9.1 SAF\_REG\_OP

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED			SAF_AUTO_DL_FORCE	RESERVED						SAF_CMD		SAF_ADDR			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Address**      0x30

[3:0] SAF\_ADDR: SAF row address

[5:4] SAF\_CMD: SAF opt command

01: burn / write

10: read

11: simulation

[11:6] RESERVED

[12] SAF\_AUTO\_DL\_FORCE: SAF auto download bit. When auto download is finished, this bit will be cleared to '0'. This register is only accessible in TM and OTP Program mode.

*Note:* In OTP program mode, 8/9/10/11/12 (USR ROWs) are valid for SAF\_ADDR;

Writing operation to this register generates SAF\_TRIG pulse (if SAF\_CMD is valid op);  
The auto download has higher priority.

### 6.9.2 SAF\_REG\_CFG

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED			SAF_HV_EN_FORCE_DECODING	RESERVED		SAF_HV_MAN		RESERVED				SAF_T_WR		SAF_R_CODE	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

**Address**      0x31

- [1:0] SAF\_R\_CODE: SAF reading time;
- [3:2] SAF\_T\_WR: SAF programming time;
- [7:4] RESERVED
- [9:8] SAF\_HV\_MAN: SAF burning configuration;
- [10:11] RESERVED
- [12] SAF\_HV\_EN\_FORCE\_DECODING: When the bit is set to "1", the SAF write/burn operation is activated. This register is only accessible in OTP program mode (High voltage connection for burning operation is implemented).
- [13:15] RESERVED

### 6.9.3 SAF\_REG\_DI

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CRC CODE			SAF_DIN												
R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Address 0x32

[15:13] CRC\_CODE: the CRC checksum for SAF din. These bits can be set to '000' in SAF\_REG\_DI word, since they are read only.

[12:0] SAF\_DIN: SAF writing data; (for burning).

*Note: The CRC\_CODE is only readable and is generated automatically by HW; This register is only accessible in OTP program mode.*

### 6.9.4 SAF\_REG\_D0\_Bit\_Ts

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CRC CODE			SAF_BIT_TS												
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Address 0x33

[15:13] CRC\_CODE: CRC checksum for SAF din.

[12:0] SAF\_BIT\_TS: read data from SAF bit\_ts port, 3 state bus.

*Note: The register will return the data from SAF\_BIT\_TS bus after the SAF read command.*

### 6.9.5 SAF\_REG\_STAT

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED								CRC_BUSY	SAF_OPERATION_ERROR	SAF_AUTO_DL_END	SAF_BUSY	SAF_CRC_OK	STATUS_CRC_GLB	SAF_RES_PROTECT_STAT	SAF_USR_PROTECT_STAT
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0

**Address**      0x34

- [0] SAF\_USR\_PROTECT\_STAT: SAF protection status for usr region; '1' means the SAF rows in user region can't be burned or simulated;
- [1] SAF\_RES\_PROTECT\_STAT: SAF protection status for usr region; '1' means the SAF rows in trim region can't be burned or simulated;
- [2] STATUS\_CRC\_GLB: CRC checksum status for all rows;
- [3] SAF\_CRC\_OK: CRC checksum status for current SAF row reading operation;
- [4] SAF\_BUSY: SAF is busy for reading/program or CRC checking;
- [5] SAF\_AUTO\_DL\_END: '1' means SAFauto download is ended;
- [6] SAF\_OPERATION\_ERROR: Invalid SAF operation in OTP programing mode;
- [7] CRC\_BUSY: CRC busy flag;
- [15:8] RESERVED

*Note: This register is only accessible in OTP program mode.*

## 6.10 Power down phase

When WKUP signal goes low, the device moves from any state to STANDBY status turning off all the regulators: at first all the active regulators are switched off, then, after a delay time ( $T_{delay}$ ), the internal VREG is switched off too.

## 6.11 Power up programming

According to the data written in OTP cells, we can have different power up phases. The meaning of OTP bits code is the following:


- Main BUCK selection : main regulator, BUCK1 (OTP = 101) or BUCK2 (OTP = 110), is turned on only by WKUP signal
- Other regulators (BUCK1 or BUCK2, BUCK3, BUCK4, BOOST, LDO and VREF) turning on order, from second to the seventh one:
  - 000 = regulator is turned on only by SPI enable signal
  - 001 = regulator is turned on after Main regulator (second regulator)
  - 010 = regulator is turned on as third one
  - 011 = regulator is turned on as fourth one
  - 100 = regulator is turned on as fifth one
  - 101 = regulator is turned on as sixth one
  - 110 = regulator is turned on as seventh one
  - 111 = regulator is turned on only by SPI enable signal

Two regulators with the same order number is not allowed, except for 000 or 111 code. Enable bit in OTP cells (EnBuck3/4, EnLDO, EnBoost and EnVref) must be set to '1' too, to have the regulator ON in ACTIVE phase. All the regulators with 111 code can be turned on in ACTIVE mode, when the SPI is available.

Regulators turning on delay after Power Good: the delay is the same for all the regulators.


- 00 = no delay
- 01 = 2 ms after PGOOD of previous regulator
- 10 = 5 ms after PGOOD of previous regulator
- 11 = 10 ms after PGOOD of previous regulator
- Reset activation related to the right regulator Power Good (3 bits)
  - 000 = Reset release after PGOOD of Main BUCK with a delay from 0 (no delay) to 10 ms (2bits)
  - 001 = Reset release after PGOOD of the second regulator with a delay from 0 (no delay) to 10 ms (2bits)
  - ...
  - 110 = Reset release after PGOOD of the last regulator with a delay from 0 (no delay) to 10 ms (2bits)
  - 111 = Reset release when ACTIVE state is reached (unconditional Reset release)

**Figure 29. Power up sequence**



GAPG1002161613PS


Figure 30. Power down sequence



GAPG2306151452PS

## 7 Application information

### 7.1 PCB Layout example (BUCK1 as main regulator)

**Figure 31. PCB Layout example**


GAPG2306151622PS




## 8 Package information

In order to meet environmental requirements, ST offers these devices in different grades of **ECOPACK** packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK is an ST trademark.

### 8.1 VFQFPN-48 (7x7x1.0 mm - opt. D) package information

Figure 32. VFQFPN-48 (7x7x1.0 mm - opt. D) package outline



- NOTE :
1. ALL DIMENSIONS ARE IN mm. ANGLES IN DEGREES.
  2. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS. COPLANARITY SHALL NOT EXCEED 0.08 mm.
  3. WARPAGE SHALL NOT EXCEED 0.10 mm.
  4. REFER JEDEC MO-220.

7446345\_G\_V0 (Opt. C)

GAPGPS03449


Table 31. VFQFPN-48 (7x7x1.0 - opt. D) package mechanical data

Ref	Dimensions (mm)		
	Min.	Typ.	Max.
A	0.85	0.95	1.05
A1	-	-	0.05
A2	-	0.75	-
A3	-	0.200	-
b	0.15	0.25	0.35

Ref	Dimensions (mm)		
	Min.	Typ.	Max.
D	6.80	7.00	7.15
D2	5.15	5.30	5.45
E	6.85	7.00	7.15
E2	5.15	5.30	5.45
e	0.45	0.50	0.55
L	0.45	0.50	0.55
ddd	-	-	0.08

## 8.2 VFQFPN-48 (7x7x1.0) marking information

Figure 33. VFQFPN-48 (7x7x1.0) marking information



GAPG2203161040PS

Parts marked as 'ES' are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted to run a qualification activity prior to any decision to use these engineering samples.

## Revision history

**Table 32. Document revision history**

Date	Revision	Changes
04-Dec-2018	1	Initial release.
09-May-2019	2	<p>Updated:</p> <ul style="list-style-type: none"> <li>• <i>Table 32. Top level safety requirements;</i></li> <li>• <i>Table 33. Functions and safety mechanism;</i></li> <li>• <i>Section Features;</i></li> <li>• <i>Section 3.3 Electrical characteristics;</i></li> <li>• <i>Section 4 Functional description;</i></li> <li>• <i>Section 5.2.11 SPI REG ADC TH1;</i></li> <li>• <i>Section 5.2.12 SPI REG ADC TH2;</i></li> <li>• <i>Section 5.2.13 SPI REG ADC TH3;</i></li> <li>• <i>Section 5.2.14 SPI REG ADC TH4;</i></li> <li>• <i>Section 5.2.15 SPI REG ADC TH5;</i></li> <li>• <i>Section 5.2.16 SPI REG ADC TH6;</i></li> <li>• <i>Section 5.2.17 SPI REG ADC TH7;</i></li> <li>• <i>Section 6.3 INIT mode;</i></li> <li>• <i>Section 6.8 OTP bit mapping and register configuration.</i></li> </ul>
18-Jul-2023	3	<p>Updated:</p> <ul style="list-style-type: none"> <li>• <a href="#">Figure 2. Functional block diagram;</a></li> <li>• <a href="#">Figure 13. Fault function in active mode;</a></li> <li>• <a href="#">Figure 26. OTP program flow chart;</a></li> <li>• <a href="#">Table 6. Electrical characteristics;</a></li> <li>• <a href="#">Section 4.1 Programming by OTP;</a></li> <li>• <a href="#">Section 4.2.9 ADC;</a></li> <li>• <a href="#">Section 4.2.15 Temperature control and VBATx voltage through internal ADC;</a></li> <li>• <a href="#">Section 5.2.3 SPI REG BUCK3 and SPI REG WD_REC_EN;</a></li> <li>• <a href="#">Section 5.2.23 SPI Device Identification;</a></li> <li>• <a href="#">Section 6.8 OTP bit mapping and register configuration;</a></li> <li>• <a href="#">Section 6.9.5 SAF_REG_STAT.</a></li> </ul> <p>Minor text changes in:</p> <ul style="list-style-type: none"> <li>• <a href="#">Table 1. Pin description and functions;</a></li> <li>• <a href="#">Table 19. Buck2 CFG;</a></li> <li>• <a href="#">Section 1 Overview;</a></li> <li>• <a href="#">Section 4.2.2 Pre regulator BUCK1;</a></li> <li>• <a href="#">Section 4.2.3 Pre-regulator BUCK2;</a></li> <li>• <a href="#">Section 4.2.4 Post regulator BUCK3;</a></li> <li>• <a href="#">Section 4.2.5 Post regulator BUCK4;</a></li> <li>• <a href="#">Section 4.2.6 BOOST;</a></li> <li>• <a href="#">Section 4.2.13 Configurable watchdog and reset;</a></li> <li>• <a href="#">Section 5 SPI format and register mapping;</a></li> <li>• <a href="#">Section 6.1 Shutdown mode;</a></li> <li>• <a href="#">Section 6.3 INIT mode;</a></li> <li>• <a href="#">Section 6.9.2 SAF_REG_CFG;</a></li> <li>• <a href="#">Section 6.11 Power up programming;</a></li> <li>• <a href="#">Section 7 Application information.</a></li> </ul> <p>Removed:</p> <ul style="list-style-type: none"> <li>• <a href="#">Section 7 Functional safety requirements;</a></li> <li>• <a href="#">Section 7.1 Functions and safety mechanism related to safety requirements;</a></li> <li>• <a href="#">Section 7.2 System safety mechanism;</a></li> <li>• <a href="#">Section 8.1 External components calculation.</a></li> </ul>

## Contents

<b>1</b>	<b>Overview</b>	<b>2</b>
1.1	Simplified block diagram	2
1.2	Functional block diagram	3
<b>2</b>	<b>Pins description</b>	<b>4</b>
<b>3</b>	<b>Electrical specifications</b>	<b>6</b>
3.1	Absolute maximum ratings & operating voltage	6
3.2	Thermal data	7
3.2.1	Thermal resistance	7
3.2.2	Thermal warning and protection	7
3.3	Electrical characteristics	8
3.3.1	Electrical characteristic curves	16
<b>4</b>	<b>Functional description</b>	<b>17</b>
4.1	Programming by OTP	17
4.2	Voltage regulators and features description	18
4.2.1	VREG	18
4.2.2	Pre regulator BUCK1	18
4.2.3	Pre-regulator BUCK2	20
4.2.4	Post regulator BUCK3	20
4.2.5	Post regulator BUCK4	21
4.2.6	BOOST	22
4.2.7	LDO	22
4.2.8	VREF	22
4.2.9	ADC	23
4.2.10	Wake up pin (WKUP)	23
4.2.11	Synchronizing pin (SYNC in/out)	23
4.2.12	Reset and Fault	25
4.2.13	Configurable watchdog and reset	26
4.2.14	Under-Voltage, Over-Voltage and Power-Good	29
4.2.15	Temperature control and VBATx voltage through internal ADC	29
4.2.16	Maximum Duty Cycle and Refresh Mode for Buck	31
4.2.17	Frequency-Hopping Spread Spectrum	31
<b>5</b>	<b>SPI format and register mapping</b>	<b>32</b>
5.1	SPI frame CRC generator	34
5.2	SPI registers mapping	35
5.2.1	SPI REG BUCK1	35

5.2.2	SPI REG BUCK2 .....	36
5.2.3	SPI REG BUCK3 and SPI REG WD_REC_EN .....	36
5.2.4	SPI REG BUCK4 .....	37
5.2.5	SPI REG BOOST VREF .....	37
5.2.6	SPI REG BUCK EN .....	38
5.2.7	SPI REG WD .....	38
5.2.8	SPI REG BUCK STAT1 .....	39
5.2.9	SPI REG BUCK STAT2 .....	39
5.2.10	SPI REG Fault Table PWUP .....	40
5.2.11	SPI REG ADC TH1 .....	41
5.2.12	SPI REG ADC TH2 .....	41
5.2.13	SPI REG ADC TH3 .....	41
5.2.14	SPI REG ADC TH4 .....	41
5.2.15	SPI REG ADC TH5 .....	42
5.2.16	SPI REG ADC TH6 .....	42
5.2.17	SPI REG ADC TH7 .....	42
5.2.18	SPI REG ADC VBAT1 .....	43
5.2.19	SPI REG ADC VBAT2 .....	43
5.2.20	SPI REG OT Warning .....	44
5.2.21	SPI Fault STAT .....	44
5.2.22	SPI Silicon Version .....	45
5.2.23	SPI Device Identification .....	46
<b>6</b>	<b>Device operating mode .....</b>	<b>47</b>
6.1	Shutdown mode .....	48
6.2	Standby mode .....	48
6.3	INIT mode .....	48
6.4	REC mode .....	48
6.5	RAMPUP MAIN and SEC_UP .....	48
6.6	ACTIVE mode .....	51
6.7	OTP program mode .....	51
6.8	OTP bit mapping and register configuration .....	53
6.9	OTP (SAF) registers .....	58
6.9.1	SAF_REG_OP .....	58
6.9.2	SAF_REG_CFG .....	59
6.9.3	SAF_REG_DI .....	60
6.9.4	SAF_REG_D0_Bit_Ts .....	60
6.9.5	SAF_REG_STAT .....	61

---

6.10	Power down phase .....	61
6.11	Power up programming .....	62
<b>7</b>	<b>Application information .....</b>	<b>64</b>
7.1	PCB Layout example (BUCK1 as main regulator) .....	64
<b>8</b>	<b>Package information .....</b>	<b>65</b>
8.1	VFQFPN-48 (7x7x1.0 mm - opt. D) package information .....	65
8.2	VFQFPN-48 (7x7x1.0) marking information .....	66
	<b>Revision history .....</b>	<b>67</b>

## List of tables

<b>Table 1.</b>	Pin description and functions . . . . .	4
<b>Table 2.</b>	Absolute maximum ratings & operating voltage . . . . .	6
<b>Table 3.</b>	Operation junction temperature . . . . .	7
<b>Table 4.</b>	Temperature thresholds . . . . .	7
<b>Table 5.</b>	Maximum suggested power . . . . .	8
<b>Table 6.</b>	Electrical characteristics . . . . .	8
<b>Table 7.</b>	UV masking time . . . . .	26
<b>Table 8.</b>	Input CSN . . . . .	33
<b>Table 9.</b>	Input CLK, DI . . . . .	34
<b>Table 10.</b>	DI, CLK and CSN timing . . . . .	34
<b>Table 11.</b>	Output DO . . . . .	34
<b>Table 12.</b>	CSN timing . . . . .	34
<b>Table 13.</b>	OTP row programming . . . . .	52
<b>Table 14.</b>	Reset activation OTP . . . . .	53
<b>Table 15.</b>	Device identification OTP . . . . .	54
<b>Table 16.</b>	WD_REC_en OTP . . . . .	54
<b>Table 17.</b>	Buck1 CFG . . . . .	54
<b>Table 18.</b>	Primary activation OTP . . . . .	54
<b>Table 19.</b>	Buck2 CFG . . . . .	55
<b>Table 20.</b>	Enables . . . . .	55
<b>Table 21.</b>	SeqId Buck4, Buck3, LDO, Boost, Vref OTP . . . . .	55
<b>Table 22.</b>	Buck4 CFG . . . . .	55
<b>Table 23.</b>	OvRst_EN . . . . .	56
<b>Table 24.</b>	Buck3 CFG . . . . .	56
<b>Table 25.</b>	LDO CFG OTP . . . . .	56
<b>Table 26.</b>	Boost CFG OTP . . . . .	56
<b>Table 27.</b>	USR Area Protection OTP . . . . .	56
<b>Table 28.</b>	PowerOn Delay OTP . . . . .	57
<b>Table 29.</b>	WDG CFG OTP . . . . .	57
<b>Table 30.</b>	VREF CFG OTP . . . . .	57
<b>Table 31.</b>	VFQFPN-48 (7x7x1.0 - opt. D) package mechanical data . . . . .	65
<b>Table 32.</b>	Document revision history . . . . .	67

## List of figures

<b>Figure 1.</b>	Simplified block diagram . . . . .	2
<b>Figure 2.</b>	Functional block diagram . . . . .	3
<b>Figure 3.</b>	Pin out (top view) . . . . .	4
<b>Figure 4.</b>	Efficiency of Buck2 with $V_{in} = 14\text{ V}$ and $V_{out} = 3.3\text{ V}$ . . . . .	16
<b>Figure 5.</b>	Efficiency of Buck3 with $V_{in} = 3.3\text{ V}$ and $V_{out} = 2\text{ V}$ . . . . .	16
<b>Figure 6.</b>	Efficiency of Buck4 with $V_{in} = 3.3\text{ V}$ and $V_{out} = 1.8\text{ V}$ . . . . .	16
<b>Figure 7.</b>	Efficiency of Boost with $V_{in} = 3.3\text{ V}$ and $V_{out} = 5\text{ V}$ . . . . .	16
<b>Figure 8.</b>	VREG influence on PMIC behavior . . . . .	18
<b>Figure 9.</b>	Pre regulator BUCK1 . . . . .	19
<b>Figure 10.</b>	SYNC IN/OUT in Active mode . . . . .	24
<b>Figure 11.</b>	SYNCOUT output buffer . . . . .	24
<b>Figure 12.</b>	Reset circuit diagram in ACTIVE mode . . . . .	25
<b>Figure 13.</b>	Fault function in active mode . . . . .	26
<b>Figure 14.</b>	Watchdog behavior . . . . .	27
<b>Figure 15.</b>	Watchdog timing if $WD\_REC\_en = 1$ . . . . .	27
<b>Figure 16.</b>	Watchdog timing if $WD\_REC\_en = 0$ . . . . .	28
<b>Figure 17.</b>	Watchdog Early, Safe and Late window diagram . . . . .	28
<b>Figure 18.</b>	Output voltage and monitors . . . . .	29
<b>Figure 19.</b>	Refresh mode in bucks . . . . .	31
<b>Figure 20.</b>	SPI word representation . . . . .	32
<b>Figure 21.</b>	SPI diagram . . . . .	33
<b>Figure 22.</b>	SPI protocol diagram . . . . .	33
<b>Figure 23.</b>	Structure of CRC generator . . . . .	35
<b>Figure 24.</b>	State machine . . . . .	47
<b>Figure 25.</b>	State machine for SEC UP . . . . .	50
<b>Figure 26.</b>	OTP program flow chart . . . . .	51
<b>Figure 27.</b>	OTP bit mapping . . . . .	53
<b>Figure 28.</b>	OTP start-up state check . . . . .	57
<b>Figure 29.</b>	Power up sequence . . . . .	62
<b>Figure 30.</b>	Power down sequence . . . . .	63
<b>Figure 31.</b>	PCB Layout example . . . . .	64
<b>Figure 32.</b>	VFQFPN-48 (7x7x1.0 mm - opt. D) package outline . . . . .	65
<b>Figure 33.</b>	VFQFPN-48 (7x7x1.0) marking information . . . . .	66



**IMPORTANT NOTICE – READ CAREFULLY**

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to [www.st.com/trademarks](http://www.st.com/trademarks). All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2023 STMicroelectronics – All rights reserved