



**256K x 36, 512K x 18  
3.3V Synchronous ZBT™ SRAMs  
2.5V I/O, Burst Counter  
Pipelined Outputs**

**IDT71V65602  
IDT71V65802**

## Features

- ◆ 256K x 36, 512K x 18 memory configurations
- ◆ Supports high performance system speed - 150MHz (3.8ns Clock-to-Data Access)
- ◆ ZBT™ Feature - No dead cycles between write and read cycles
- ◆ Internally synchronized output buffer enable eliminates the need to control  $\overline{OE}$
- ◆ Single R/W (READ/WRITE) control pin
- ◆ Positive clock-edge triggered address, data, and control signal registers for fully pipelined applications
- ◆ 4-word burst capability (interleaved or linear)
- ◆ Individual byte write ( $BW_1$  -  $BW_4$ ) control (May tie active)
- ◆ Three chip enables for simple depth expansion
- ◆ 3.3V power supply ( $\pm 5\%$ )
- ◆ 2.5V I/O Supply (VDDQ)
- ◆ Power down controlled by ZZ input
- ◆ Packaged in a JEDEC standard 100-pin plastic thin quad and flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball grid array (fBGA)

## Description

The IDT71V65602/5802 are 3.3V high-speed 9,437,184-bit (9 Megabit) synchronous SRAMs. They are designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus, they have been given the name ZBT™, or Zero Bus Turnaround.

Address and control signals are applied to the SRAM during one clock cycle, and two cycles later the associated data cycle occurs, be it read or write.

The IDT71V65602/5802 contain data I/O, address and control signal registers. Output enable is the only asynchronous signal and can be used to disable the outputs at any given time.

A Clock Enable (CEN) pin allows operation of the IDT71V65602/5802 to be suspended as long as necessary. All synchronous inputs are ignored when ( $\overline{CEN}$ ) is high and the internal device registers will hold their previous values.

There are three chip enable pins ( $\overline{CE}_1$ ,  $CE_2$ ,  $\overline{CE}_2$ ) that allow the user to deselect the device when desired. If any one of these three are not asserted when ADV/LD is low, no new memory operation can be initiated. However, any pending data transfers (reads or writes) will be completed. The data bus will tri-state two cycles after chip is deselected or a write is initiated.

The IDT71V65602/5802 have an on-chip burst counter. In the burst mode, the IDT71V65602/5802 can provide four cycles of data for a single address presented to the SRAM. The order of the burst sequence is defined by the  $\overline{LBO}$  input pin. The  $\overline{LBO}$  pin selects between linear and interleaved burst sequence. The ADV/LD signal is used to load a new external address (ADV/LD = LOW) or increment the internal burst counter (ADV/LD = HIGH).

The IDT71V65602/5802 SRAM utilize IDT's latest high-performance CMOS process, and are packaged in a JEDEC Standard 14mm x 20mm 100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array (BGA) and a 165 fine pitch ball grid array (fBGA).

## Pin Description Summary

A0-A18	Address Inputs	Input	Synchronous
$\overline{CE}_1$ , $CE_2$ , $\overline{CE}_2$	Chip Enables	Input	Synchronous
$\overline{OE}$	Output Enable	Input	Asynchronous
R/W	Read/Write Signal	Input	Synchronous
CEN	Clock Enable	Input	Synchronous
$BW_1$ , $BW_2$ , $BW_3$ , $BW_4$	Individual Byte Write Selects	Input	Synchronous
CLK	Clock	Input	N/A
ADV/LD	Advance burst address / Load new address	Input	Synchronous
$\overline{LBO}$	Linear / Interleaved Burst Order	Input	Static
ZZ	Sleep Mode	Input	Asynchronous
I/O0-I/O31, I/Op1-I/Op4	Data Input / Output	I/O	Synchronous
VDD, VDDQ	Core Power, I/O Power	Supply	Static
Vss	Ground	Supply	Static

5303 tbi 01


**Pin Definitions<sup>(1)</sup>**

Symbol	Pin Function	I/O	Active	Description
A0-A18	Address Inputs	I	N/A	Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK, ADV/LD low, CEN low, and true chip enables.
ADV/LD	Advance / Load	I	N/A	ADV/LD is a synchronous input that is used to load the internal registers with new address and control when it is sampled low at the rising edge of clock with the chip selected. When ADV/LD is low with the chip deselected, any burst in progress is terminated. When ADV/LD is sampled high then the internal burst counter is advanced for any burst that was in progress. The external addresses are ignored when ADV/LD is sampled high.
R/W	Read / Write	I	N/A	R/W signal is a synchronous input that identifies whether the current load cycle initiated is a Read or Write access to the memory array. The data bus activity for the current cycle takes place two clock cycles later.
CEN	Clock Enable	I	LOW	Synchronous Clock Enable Input. When CEN is sampled high, all other synchronous inputs, including clock are ignored and outputs remain unchanged. The effect of CEN sampled high on the device outputs is as if the low to high clock transition did not occur. For normal operation, CEN must be sampled low at rising edge of clock.
BW1-BW4	Individual Byte Write Enables	I	LOW	Synchronous byte write enables. Each 9-bit byte has its own active low byte write enable. On load write cycles (When R/W and ADV/LD are sampled low) the appropriate byte write signal (BW1-BW4) must be valid. The byte write signal must also be valid on each cycle of a burst write. Byte Write signals are ignored when R/W is sampled high. The appropriate byte(s) of data are written into the device two cycles later. BW1-BW4 can all be tied low if always doing write to the entire 36-bit word.
CE1, CE2	Chip Enables	I	LOW	Synchronous active low chip enable. CE1 and CE2 are used with CE2 to enable the IDT71V65602/5802. (CE1 or CE2 sampled high or CE2 sampled low) and ADV/LD low at the rising edge of clock, initiates a deselect cycle. The ZBT™ has a two cycle deselect, i.e., the data bus will tri-state two clock cycles after deselect is initiated.
CE2	Chip Enable	I	HIGH	Synchronous active high chip enable. CE2 is used with CE1 and CE2 to enable the chip. CE2 has inverted polarity but otherwise identical to CE1 and CE2.
CLK	Clock	I	N/A	This is the clock input to the IDT71V65602/5802. Except for OE, all timing references for the device are made with respect to the rising edge of CLK.
I/O0-I/O31 I/OP1-I/OP4	Data Input/Output	I/O	N/A	Synchronous data input/output (I/O) pins. Both the data input path and data output path are registered and triggered by the rising edge of CLK.
LBO	Linear Burst Order	I	LOW	Burst order selection input. When LBO is high the Interleaved burst sequence is selected. When LBO is low the Linear burst sequence is selected. LBO is a static input and it must not change during device operation.
OE	Output Enable	I	LOW	Asynchronous output enable. OE must be low to read data from the IDT71V65602/5802. When OE is high the I/O pins are in a high-impedance state. OE does not need to be actively controlled for read and write cycles. In normal operation, OE can be tied low.
ZZ	Sleep Mode	I	HIGH	Asynchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down 71V65602/5802 to the lowest power consumption level. Data retention is guaranteed in Sleep Mode.
VDD	Power Supply	N/A	N/A	3.3V core power supply.
VDDQ	Power Supply	N/A	N/A	2.5V I/O Supply.
Vss	Ground	N/A	N/A	Ground.


**NOTE:**

1. All synchronous inputs must meet specified setup and hold times with respect to CLK.

## Functional Block Diagram



## Functional Block Diagram



## Recommended DC Operating Conditions

Symbol	Parameter	Min.	Typ.	Max.	Unit
V <sub>DD</sub>	Core Supply Voltage	3.135	3.3	3.465	V
V <sub>DDQ</sub>	I/O Supply Voltage	2.375	2.5	2.625	V
V <sub>SS</sub>	Supply Voltage	0	0	0	V
V <sub>IH</sub>	Input High Voltage - Inputs	1.7	—	V <sub>DD</sub> +0.3	V
V <sub>IH</sub>	Input High Voltage - I/O	1.7	—	V <sub>DDQ</sub> +0.3	V
V <sub>IL</sub>	Input Low Voltage	-0.3 <sup>(1)</sup>	—	0.7	V

### NOTES:

1. V<sub>IL</sub> (min.) = -1.0V for pulse width less than t<sub>cyc</sub>/2, once per cycle.

5303tbl 03

## Recommended Operating Temperature and Supply Voltage


Grade	Ambient Temperature <sup>(1)</sup>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>
Commercial	0° C to +70° C	0V	3.3V±5%	2.5V±5%
Industrial	-40° C to +85° C	0V	3.3V±5%	2.5V±5%

NOTES:

5303tbl 05

- During production testing, the case temperature equals the ambient temperature.

## Pin Configuration - 256K x 36




## Top View 100 TQFP

NOTES:

- Pins 14, 16 and 66 do not have to be connected directly to V<sub>DD</sub> as long as the input voltage is  $\geq V_{IH}$ .
- Pin 84 is reserved for a future 16M.
- DNU=Do not use. Pins 38, 39, 42 and 43 are reserved for respective JTAG pins: TMS, TDI, TDO and TCK. The current die revision allows these pins to be left unconnected, tied Low (V<sub>SS</sub>) or tied High (V<sub>DD</sub>).

## **Pin Configuration - 512K x 18**



**Top View  
100 TQFP**

## **NOTES:**

1. Pins 14, 16 and 66 do not have to be connected directly to V<sub>DD</sub> as long as the input voltage is  $\geq V_{IH}$ .
  2. Pin 84 is reserved for a future 16M.
  3. DNU=Do not use. Pins 38, 39, 42 and 43 are reserved for respective JTAG pins: TMS, TDI, TDO and TCK. The current die revision allows these pins to be left unconnected, tied Low (V<sub>SS</sub>) or tied High (V<sub>DD</sub>).

## **100 TQFP Capacitance<sup>(1)</sup>**

(TA = +25° C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 3dV	5	pF
C <sub>IO</sub>	I/O Capacitance	V <sub>OUT</sub> = 3dV	7	pF

### **165 fBGA Capacitance<sup>(1)</sup>**

(TA = +25° C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 3dV	TBD	pF
C <sub>IO</sub>	I/O Capacitance	V <sub>OUT</sub> = 3dV	TBD	pF

5303tbl07

## Absolute Maximum Ratings<sup>(1)</sup>

Symbol	Rating	Commercial & Industrial	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM <sup>(3,6)</sup>	Terminal Voltage with Respect to GND	-0.5 to VDD	V
VTERM <sup>(4,6)</sup>	Terminal Voltage with Respect to GND	-0.5 to VDD +0.5	V
VTERM <sup>(5,6)</sup>	Terminal Voltage with Respect to GND	-0.5 to VDDQ +0.5	V
TA <sup>(7)</sup>	Commercial	-0 to +70	°C
	Industrial	-40 to +85	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
TSTG	Storage Temperature	-55 to +125	°C
PT	Power Dissipation	2.0	W
IOUT	DC Output Current	50	mA

## NOTES.

- NOTES:**

  1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
  2. VDD terminals only.
  3. VDDQ terminals only.
  4. Input terminals only.
  5. I/O terminals only.
  6. This is a steady-state DC parameter that applies after the power supply has reached its nominal operating value. Power sequencing is not necessary; however, the voltage on any input or I/O pin cannot exceed VDDQ during power supply ramp up.
  7. During production testing, the case temperature equals TA.

5303tbl06

## **119 BGA Capacitance<sup>(1)</sup>**

(TA = +25° C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 3dV	7	pF
C <sub>l/o</sub>	I/O Capacitance	V <sub>OUT</sub> = 3dV	7	pF

2020-01-27

**NOTE:-**

- NOTE: 1. This parameter is guaranteed by device characterization, but not production tested.

## Pin Configuration - 256K X 36, 119 BGA

	1	2	3	4	5	6	7
A	VDDQ	A6	A4	NC(2)	A8	A16	VDDQ
B	NC	CE <sub>2</sub>	A3	ADV/LD	A9	CE <sub>2</sub>	NC
C	NC	A7	A2	VDD	A12	A15	NC
D	I/O16	I/OP3	VSS	NC	VSS	I/OP2	I/O15
E	I/O17	I/O18	VSS	CE <sub>1</sub>	VSS	I/O13	I/O14
F	VDDQ	I/O19	VSS	OE	VSS	I/O12	VDDQ
G	I/O20	I/O21	BW <sub>3</sub>	A17	BW <sub>2</sub>	I/O11	I/O10
H	I/O22	I/O23	VSS	R/W	VSS	I/O9	I/O8
J	VDDQ	VDD	VDD(1)	VDD	VDD(1)	VDD	VDDQ
K	I/O24	I/O26	VSS	CLK	VSS	I/O6	I/O7
L	I/O25	I/O27	BW <sub>4</sub>	NC	BW <sub>1</sub>	I/O4	I/O6
M	VDDQ	I/O28	VSS	CEN	VSS	I/O3	VDDQ
N	I/O29	I/O30	VSS	A1	VSS	I/O2	I/O1
P	I/Q31	I/OP4	VSS	A0	VSS	I/OP1	I/O0
R	NC	A5	LBO	VDD	VDD(1)	A13	NC
T	NC	NC	A10	A11	A14	NC	ZZ
U	VDDQ	DNU <sup>(3)</sup>	VDDQ				

5303 drw 13A

## Top View

## Pin Configuration - 512K X 18, 119 BGA

	1	2	3	4	5	6	7
A	VDDQ	A6	A4	NC(2)	A8	A16	VDDQ
B	NC	CE <sub>2</sub>	A3	ADV/LD	A9	CE <sub>2</sub>	NC
C	NC	A7	A2	VDD	A13	A17	NC
D	I/O8	NC	VSS	NC	VSS	I/OP1	NC
E	NC	I/O9	VSS	CE <sub>1</sub>	VSS	NC	I/O7
F	VDDQ	NC	VSS	OE	VSS	I/O6	VDDQ
G	NC	I/O10	BW <sub>2</sub>	A18	VSS	NC	I/O5
H	I/O11	NC	VSS	R/W	VSS	I/O4	NC
J	VDDQ	VDD	VDD(1)	VDD	VDD(1)	VDD	VDDQ
K	NC	I/O12	VSS	CLK	VSS	NC	I/O3
L	I/O13	NC	VSS	NC	BW <sub>1</sub>	I/O2	NC
M	VDDQ	I/O14	VSS	CEN	VSS	NC	VDDQ
N	I/O15	NC	VSS	A1	VSS	I/O1	NC
P	NC	I/OP2	VSS	A0	VSS	NC	I/O0
R	NC	A5	LBO	VDD	VDD(1)	A12	NC
T	NC	A10	A15	NC	A14	A11	ZZ
U	VDDQ	DNU <sup>(3)</sup>	VDDQ				

5303 drw 13B

## Top View

### NOTES:

1. J3, J5, and R5 do not have to be directly connected to VDD as long as the input voltage is  $\geq V_{IH}$ .
2. A4 is reserved for future 16M.
3. DNU = Do not use. Pin U2, U3, U4, U5 and U6 are reserved for respective JTAG pins: TMS, TDI, TCK, TDO and TRST. The current die revision allows these pins to be left unconnected, tied LOW (Vss), or tied HIGH (VDD).

**Pin Configuration - 256K X 36, 165 fBGA**

	1	2	3	4	5	6	7	8	9	10	11
A	NC <sup>(2)</sup>	A7	$\overline{CE}_1$	$\overline{BW}_3$	$\overline{BW}_2$	$\overline{CE}_2$	$\overline{CEN}$	ADV/ $\overline{LD}$	A17	A8	NC
B	NC	A6	CE2	$\overline{BW}_4$	$\overline{BW}_1$	CLK	R/ $\overline{W}$	$\overline{OE}$	NC <sup>(2)</sup>	A9	NC <sup>(2)</sup>
C	I/O <sub>3</sub>	NC	V <sub>DDQ</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	I/O <sub>2</sub>	
D	I/O <sub>17</sub>	I/O <sub>16</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	I/O <sub>15</sub>	I/O <sub>14</sub>	
E	I/O <sub>19</sub>	I/O <sub>18</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	I/O <sub>13</sub>	I/O <sub>12</sub>	
F	I/O <sub>21</sub>	I/O <sub>20</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	I/O <sub>11</sub>	I/O <sub>10</sub>	
G	I/O <sub>23</sub>	I/O <sub>22</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	I/O <sub>9</sub>	I/O <sub>8</sub>	
H	V <sub>DD</sub> <sup>(1)</sup>	V <sub>DD</sub> <sup>(1)</sup>	NC	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	NC	NC	ZZ	
J	I/O <sub>25</sub>	I/O <sub>24</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	I/O <sub>7</sub>	I/O <sub>6</sub>	
K	I/O <sub>27</sub>	I/O <sub>26</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	I/O <sub>5</sub>	I/O <sub>4</sub>	
L	I/O <sub>29</sub>	I/O <sub>28</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	I/O <sub>3</sub>	I/O <sub>2</sub>	
M	I/O <sub>31</sub>	I/O <sub>30</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	I/O <sub>1</sub>	I/O <sub>0</sub>	
N	I/O <sub>4</sub>	NC	V <sub>DDQ</sub>	V <sub>SS</sub>	DNU <sup>(3)</sup>	NC	V <sub>DD</sub> <sup>(1)</sup>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	I/O <sub>1</sub>
P	NC	NC <sup>(2)</sup>	A <sub>5</sub>	A <sub>2</sub>	DNU <sup>(3)</sup>	A <sub>1</sub>	DNU <sup>(3)</sup>	A <sub>10</sub>	A <sub>13</sub>	A <sub>14</sub>	NC
R	$\overline{LBO}$	NC <sup>(2)</sup>	A <sub>4</sub>	A <sub>3</sub>	DNU <sup>(3)</sup>	A <sub>0</sub>	DNU <sup>(3)</sup>	A <sub>11</sub>	A <sub>12</sub>	A <sub>15</sub>	A <sub>16</sub>

5303 tbl 25a

**Pin Configuration - 512K X 18, 165 fBGA**

	1	2	3	4	5	6	7	8	9	10	11
A	NC <sup>(2)</sup>	A7	$\overline{CE}_1$	$\overline{BW}_2$	NC	$\overline{CE}_2$	$\overline{CEN}$	ADV/ $\overline{LD}$	A18	A8	A10
B	NC	A6	CE2	NC	$\overline{BW}_1$	CLK	R/ $\overline{W}$	$\overline{OE}$	NC <sup>(2)</sup>	A9	NC <sup>(2)</sup>
C	NC	NC	V <sub>DDQ</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	I/O <sub>1</sub>	
D	NC	I/O <sub>8</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	I/O <sub>7</sub>	
E	NC	I/O <sub>9</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	I/O <sub>6</sub>	
F	NC	I/O <sub>10</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	I/O <sub>5</sub>	
G	NC	I/O <sub>11</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	I/O <sub>4</sub>	
H	V <sub>DD</sub> <sup>(1)</sup>	V <sub>DD</sub> <sup>(1)</sup>	NC	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	NC	NC	ZZ	
J	I/O <sub>12</sub>	NC	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	I/O <sub>3</sub>	NC	
K	I/O <sub>13</sub>	NC	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	I/O <sub>2</sub>	NC	
L	I/O <sub>14</sub>	NC	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	I/O <sub>1</sub>	NC	
M	I/O <sub>15</sub>	NC	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	I/O <sub>0</sub>	NC	
N	I/O <sub>2</sub>	NC	V <sub>DDQ</sub>	V <sub>SS</sub>	DNU <sup>(3)</sup>	NC	V <sub>DD</sub> <sup>(1)</sup>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	NC
P	NC	NC <sup>(2)</sup>	A <sub>5</sub>	A <sub>2</sub>	DNU <sup>(3)</sup>	A <sub>1</sub>	DNU <sup>(3)</sup>	A <sub>11</sub>	A <sub>14</sub>	A <sub>15</sub>	NC
R	$\overline{LBO}$	NC <sup>(2)</sup>	A <sub>4</sub>	A <sub>3</sub>	DNU <sup>(3)</sup>	A <sub>0</sub>	DNU <sup>(3)</sup>	A <sub>11</sub>	A <sub>13</sub>	A <sub>16</sub>	A <sub>17</sub>

**NOTES:**

5303 tbl 25b

- H<sub>1</sub>, H<sub>2</sub>, and N<sub>7</sub> do not have to be directly connected to V<sub>DD</sub> as long as the input voltage is  $\geq V_{IH}$ .
- B<sub>9</sub>, B<sub>11</sub>, A<sub>1</sub>, R<sub>2</sub> and P<sub>2</sub> is reserved for future 18M, 36M, 72M, 144M and 288M, respectively.
- DNU=Do not use. Pins P<sub>5</sub>, R<sub>5</sub>, P<sub>7</sub>, R<sub>7</sub> and N<sub>5</sub> are reserved for respective JTAG pins: TDI, TMS, TDO, TCK and  $\overline{TRST}$  on future revisions. The current die revision allows these pins to be left unconnected, tied LOW (V<sub>SS</sub>), or tied HIGH (V<sub>DD</sub>).

**Synchronous Truth Table<sup>(1)</sup>**

$\overline{CEN}$	$R/\overline{W}$	Chip <sup>(5)</sup> Enable	ADV/LD	$\overline{BW}_x$	ADDRESS USED	PREVIOUS CYCLE	CURRENT CYCLE	I/O (2 cycles later)
L	L	Select	L	Valid	External	X	LOAD WRITE	D <sup>(7)</sup>
L	H	Select	L	X	External	X	LOAD READ	Q <sup>(7)</sup>
L	X	X	H	Valid	Internal	LOAD WRITE / BURST WRITE	BURST WRITE (Advance burst counter) <sup>(2)</sup>	D <sup>(7)</sup>
L	X	X	H	X	Internal	LOAD READ / BURST READ	BURST READ (Advance burst counter) <sup>(2)</sup>	Q <sup>(7)</sup>
L	X	Deselect	L	X	X	X	DESELECT or STOP <sup>(3)</sup>	HiZ
L	X	X	H	X	X	DESELECT / NOOP	NOOP	HiZ
H	X	X	X	X	X	X	SUSPEND <sup>(4)</sup>	Previous Value

5303 tbl 08

**NOTES:**

1. L =  $V_{IL}$ , H =  $V_{IH}$ , X = Don't Care.
2. When ADV/LD signal is sampled high, the internal burst counter is incremented. The  $R/\overline{W}$  signal is ignored when the counter is advanced. Therefore the nature of the burst cycle (Read or Write) is determined by the status of the  $R/\overline{W}$  signal when the first address is loaded at the beginning of the burst cycle.
3. Deselect cycle is initiated when either ( $\overline{CE}_1$ , or  $\overline{CE}_2$  is sampled high or  $CE_2$  is sampled low) and ADV/LD is sampled low at rising edge of clock. The data bus will tri-state two cycles after deselect is initiated.
4. When  $\overline{CEN}$  is sampled high at the rising edge of clock, that clock edge is blocked from propagating through the part. The state of all the internal registers and the I/Os remains unchanged.
5. To select the chip requires  $\overline{CE}_1 = L$ ,  $\overline{CE}_2 = L$ ,  $CE_2 = H$  on these chip enables. Chip is deselected if any one of the chip enables is false.
6. Device Outputs are ensured to be in High-Z after the first rising edge of clock upon power-up.
7. Q - Data read from the device, D - data written to the device.

**Partial Truth Table for Writes<sup>(1)</sup>**

OPERATION	$R/\overline{W}$	$\overline{BW}_1$	$\overline{BW}_2$	$\overline{BW}_3^{(3)}$	$\overline{BW}_4^{(3)}$
READ	H	X	X	X	X
WRITE ALL BYTES	L	L	L	L	L
WRITE BYTE 1 (I/O[0:7], I/OP1) <sup>(2)</sup>	L	L	H	H	H
WRITE BYTE 2 (I/O[8:15], I/OP2) <sup>(2)</sup>	L	H	L	H	H
WRITE BYTE 3 (I/O[16:23], I/OP3) <sup>(2,3)</sup>	L	H	H	L	H
WRITE BYTE 4 (I/O[24:31], I/OP4) <sup>(2,3)</sup>	L	H	H	H	L
NO WRITE	L	H	H	H	H

5303 tbl 09

**NOTES:**

1. L =  $V_{IL}$ , H =  $V_{IH}$ , X = Don't Care.
2. Multiple bytes may be selected during the same cycle.
3. N/A for X18 configuration.

## Interleaved Burst Sequence Table ( $\overline{\text{LBO}}=\text{VDD}$ )

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	0	0	1	1	1	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address <sup>(1)</sup>	1	1	1	0	0	1	0	0

5303 tbl 10

NOTE:

- Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

## Linear Burst Sequence Table ( $\overline{\text{LBO}}=\text{Vss}$ )


	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	1	0	1	1	0	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address <sup>(1)</sup>	1	1	0	0	0	1	1	0

5303 tbl 11

NOTE:

- Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

## Functional Timing Diagram<sup>(1)</sup>



5303 drw 03

NOTES:

- This assumes  $\overline{\text{CEN}}$ ,  $\overline{\text{CE}_1}$ ,  $\text{CE}_2$ ,  $\overline{\text{CE}_2}$  are all true.
- All Address, Control and Data\_In are only required to meet set-up and hold time with respect to the rising edge of clock. Data\_Out is valid after a clock-to-data delay from the rising edge of clock.

## Device Operation - Showing Mixed Load, Burst, Deselect and NOOP Cycles<sup>(2)</sup>

Cycle	Address	R/W	ADV/LD	$\overline{CE}^{(1)}$	CEN	$\overline{BWx}$	$\overline{OE}$	I/O	Comments
n	A <sub>0</sub>	H	L	L	L	X	X	X	Load read
n+1	X	X	H	X	L	X	X	X	Burst read
n+2	A <sub>1</sub>	H	L	L	L	X	L	Q <sub>0</sub>	Load read
n+3	X	X	L	H	L	X	L	Q <sub>0+1</sub>	Deselect or STOP
n+4	X	X	H	X	L	X	L	Q <sub>1</sub>	NOOP
n+5	A <sub>2</sub>	H	L	L	L	X	X	Z	Load read
n+6	X	X	H	X	L	X	X	Z	Burst read
n+7	X	X	L	H	L	X	L	Q <sub>2</sub>	Deselect or STOP
n+8	A <sub>3</sub>	L	L	L	L	L	L	Q <sub>2+1</sub>	Load write
n+9	X	X	H	X	L	L	X	Z	Burst write
n+10	A <sub>4</sub>	L	L	L	L	L	X	D <sub>3</sub>	Load write
n+11	X	X	L	H	L	X	X	D <sub>3+1</sub>	Deselect or STOP
n+12	X	X	H	X	L	X	X	D <sub>4</sub>	NOOP
n+13	A <sub>5</sub>	L	L	L	L	L	X	Z	Load write
n+14	A <sub>6</sub>	H	L	L	L	X	X	Z	Load read
n+15	A <sub>7</sub>	L	L	L	L	L	X	D <sub>5</sub>	Load write
n+16	X	X	H	X	L	L	L	Q <sub>6</sub>	Burst write
n+17	A <sub>8</sub>	H	L	L	L	X	X	D <sub>7</sub>	Load read
n+18	X	X	H	X	L	X	X	D <sub>7+1</sub>	Burst read
n+19	A <sub>9</sub>	L	L	L	L	L	L	Q <sub>8</sub>	Load write

5303 tbl 12

**NOTES:**

1.  $\overline{CE} = L$  is defined as  $\overline{CE}_1 = L$ ,  $\overline{CE}_2 = L$  and  $CE_2 = H$ .  $\overline{CE} = H$  is defined as  $\overline{CE}_1 = H$ ,  $\overline{CE}_2 = H$  or  $CE_2 = L$ .
2. H = High; L = Low; X = Don't Care; Z = High Impedance.

## Read Operation<sup>(1)</sup>

Cycle	Address	R/W	ADV/LD	$\overline{CE}^{(2)}$	CEN	$\overline{BWx}$	$\overline{OE}$	I/O	Comments
n	A <sub>0</sub>	H	L	L	L	X	X	X	Address and Control meet setup
n+1	X	X	X	X	L	X	X	X	Clock Setup Valid
n+2	X	X	X	X	X	X	L	Q <sub>0</sub>	Contents of Address A <sub>0</sub> Read Out

5303 tbl 13

**NOTES:**

1. H = High; L = Low; X = Don't Care; Z = High Impedance.
2.  $\overline{CE} = L$  is defined as  $\overline{CE}_1 = L$ ,  $\overline{CE}_2 = L$  and  $CE_2 = H$ .  $\overline{CE} = H$  is defined as  $\overline{CE}_1 = H$ ,  $\overline{CE}_2 = H$  or  $CE_2 = L$ .

**Burst Read Operation<sup>(1)</sup>**

Cycle	Address	R/W	ADV/LD	$\overline{CE}^{(2)}$	CEN	$\overline{BWx}$	$\overline{OE}$	I/O	Comments
n	A <sub>0</sub>	H	L	L	L	X	X	X	Address and Control meet setup
n+1	X	X	H	X	L	X	X	X	Clock Setup Valid, Advance Counter
n+2	X	X	H	X	L	X	L	Q <sub>0</sub>	Address A <sub>0</sub> Read Out, Inc. Count
n+3	X	X	H	X	L	X	L	Q <sub>0+1</sub>	Address A <sub>0+1</sub> Read Out, Inc. Count
n+4	X	X	H	X	L	X	L	Q <sub>0+2</sub>	Address A <sub>0+2</sub> Read Out, Inc. Count
n+5	A <sub>1</sub>	H	L	L	L	X	L	Q <sub>0+3</sub>	Address A <sub>0+3</sub> Read Out, Load A <sub>1</sub>
n+6	X	X	H	X	L	X	L	Q <sub>0</sub>	Address A <sub>0</sub> Read Out, Inc. Count
n+7	X	X	H	X	L	X	L	Q <sub>1</sub>	Address A <sub>1</sub> Read Out, Inc. Count
n+8	A <sub>2</sub>	H	L	L	L	X	L	Q <sub>1+1</sub>	Address A <sub>1+1</sub> Read Out, Load A <sub>2</sub>

5303 tbl 14

**NOTES:**

1. H = High; L = Low; X = Don't Care; Z = High Impedance.
2.  $\overline{CE}$  = L is defined as  $\overline{CE}_1$  = L,  $\overline{CE}_2$  = L and  $CE_2$  = H.  $\overline{CE}$  = H is defined as  $\overline{CE}_1$  = H,  $\overline{CE}_2$  = H or  $CE_2$  = L.

**Write Operation<sup>(1)</sup>**

Cycle	Address	R/W	ADV/LD	$\overline{CE}^{(2)}$	CEN	$\overline{BWx}$	$\overline{OE}$	I/O	Comments
n	A <sub>0</sub>	L	L	L	L	L	X	X	Address and Control meet setup
n+1	X	X	X	X	L	X	X	X	Clock Setup Valid
n+2	X	X	X	X	L	X	X	D <sub>0</sub>	Write to Address A <sub>0</sub>

5303 tbl 15

**NOTES:**

1. H = High; L = Low; X = Don't Care; Z = High Impedance.
2.  $\overline{CE}$  = L is defined as  $\overline{CE}_1$  = L,  $\overline{CE}_2$  = L and  $CE_2$  = H.  $\overline{CE}$  = H is defined as  $\overline{CE}_1$  = H,  $\overline{CE}_2$  = H or  $CE_2$  = L.

**Burst Write Operation<sup>(1)</sup>**

Cycle	Address	R/W	ADV/LD	$\overline{CE}^{(2)}$	CEN	$\overline{BWx}$	$\overline{OE}$	I/O	Comments
n	A <sub>0</sub>	L	L	L	L	L	X	X	Address and Control meet setup
n+1	X	X	H	X	L	L	X	X	Clock Setup Valid, Inc. Count
n+2	X	X	H	X	L	L	X	D <sub>0</sub>	Address A <sub>0</sub> Write, Inc. Count
n+3	X	X	H	X	L	L	X	D <sub>0+1</sub>	Address A <sub>0+1</sub> Write, Inc. Count
n+4	X	X	H	X	L	L	X	D <sub>0+2</sub>	Address A <sub>0+2</sub> Write, Inc. Count
n+5	A <sub>1</sub>	L	L	L	L	L	X	D <sub>0+3</sub>	Address A <sub>0+3</sub> Write, Load A <sub>1</sub>
n+6	X	X	H	X	L	L	X	D <sub>0</sub>	Address A <sub>0</sub> Write, Inc. Count
n+7	X	X	H	X	L	L	X	D <sub>1</sub>	Address A <sub>1</sub> Write, Inc. Count
n+8	A <sub>2</sub>	L	L	L	L	L	X	D <sub>1+1</sub>	Address A <sub>1+1</sub> Write, Load A <sub>2</sub>

5303 tbl 16

**NOTES:**

1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.
2.  $\overline{CE}$  = L is defined as  $\overline{CE}_1$  = L,  $\overline{CE}_2$  = L and  $CE_2$  = H.  $\overline{CE}$  = H is defined as  $\overline{CE}_1$  = H,  $\overline{CE}_2$  = H or  $CE_2$  = L.

## Read Operation with Clock Enable Used<sup>(1)</sup>

Cycle	Address	R/W	ADV/LD	$\overline{CE}^{(2)}$	$\overline{CEN}$	$\overline{BWx}$	$\overline{OE}$	I/O	Comments
n	A <sub>0</sub>	H	L	L	L	X	X	X	Address and Control meet setup.
n+1	X	X	X	X	H	X	X	X	Clock n+1 Ignored
n+2	A <sub>1</sub>	H	L	L	L	X	X	X	Clock Valid
n+3	X	X	X	X	H	X	L	Q <sub>0</sub>	Clock Ignored, Data Q <sub>0</sub> is on the bus.
n+4	X	X	X	X	H	X	L	Q <sub>0</sub>	Clock Ignored, Data Q <sub>0</sub> is on the bus.
n+5	A <sub>2</sub>	H	L	L	L	X	L	Q <sub>0</sub>	Address A <sub>0</sub> Read out (bus trans.)
n+6	A <sub>3</sub>	H	L	L	L	X	L	Q <sub>1</sub>	Address A <sub>1</sub> Read out (bus trans.)
n+7	A <sub>4</sub>	H	L	L	L	X	L	Q <sub>2</sub>	Address A <sub>2</sub> Read out (bus trans.)

5303 tbl 17

NOTES:

1. H = High; L = Low; X = Don't Care; Z = High Impedance.
2.  $\overline{CE}$  = L is defined as  $\overline{CE}_1$  = L,  $\overline{CE}_2$  = L and  $CE_2$  = H.  $\overline{CE}$  = H is defined as  $\overline{CE}_1$  = H,  $\overline{CE}_2$  = H or  $CE_2$  = L.

## Write Operation with Clock Enable Used<sup>(1)</sup>

Cycle	Address	R/W	ADV/LD	$\overline{CE}^{(2)}$	$\overline{CEN}$	$\overline{BWx}$	$\overline{OE}$	I/O	Comments
n	A <sub>0</sub>	L	L	L	L	L	X	X	Address and Control meet setup.
n+1	X	X	X	X	H	X	X	X	Clock n+1 Ignored.
n+2	A <sub>1</sub>	L	L	L	L	L	X	X	Clock Valid.
n+3	X	X	X	X	H	X	X	X	Clock Ignored.
n+4	X	X	X	X	H	X	X	X	Clock Ignored.
n+5	A <sub>2</sub>	L	L	L	L	L	X	D <sub>0</sub>	Write Data D <sub>0</sub>
n+6	A <sub>3</sub>	L	L	L	L	L	X	D <sub>1</sub>	Write Data D <sub>1</sub>
n+7	A <sub>4</sub>	L	L	L	L	L	X	D <sub>2</sub>	Write Data D <sub>2</sub>

5303 tbl 18

NOTES:

1. H = High; L = Low; X = Don't Care; Z = High Impedance.
2.  $\overline{CE}$  = L is defined as  $\overline{CE}_1$  = L,  $\overline{CE}_2$  = L and  $CE_2$  = H.  $\overline{CE}$  = H is defined as  $\overline{CE}_1$  = H,  $\overline{CE}_2$  = H or  $CE_2$  = L.

**Read Operation with Chip Enable Used<sup>(1)</sup>**

Cycle	Address	R/W	ADV/LD	$\overline{CE}^2$	CEN	$\overline{BWx}$	$\overline{OE}$	I/O <sup>(3)</sup>	Comments
n	X	X	L	H	L	X	X	?	Deselected.
n+1	X	X	L	H	L	X	X	?	Deselected.
n+2	A <sub>0</sub>	H	L	L	L	X	X	Z	Address and Control meet setup
n+3	X	X	L	H	L	X	X	Z	Deselected or STOP.
n+4	A <sub>1</sub>	H	L	L	L	X	L	Q <sub>0</sub>	Address A <sub>0</sub> Read out. Load A <sub>1</sub> .
n+5	X	X	L	H	L	X	X	Z	Deselected or STOP.
n+6	X	X	L	H	L	X	L	Q <sub>1</sub>	Address A <sub>1</sub> Read out. Deselected.
n+7	A <sub>2</sub>	H	L	L	L	X	X	Z	Address and control meet setup.
n+8	X	X	L	H	L	X	X	Z	Deselected or STOP.
n+9	X	X	L	H	L	X	L	Q <sub>2</sub>	Address A <sub>2</sub> Read out. Deselected.

5303 tbl 19

**NOTES:**

1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.
2.  $\overline{CE}$  = L is defined as  $\overline{CE}_1$  = L,  $\overline{CE}_2$  = L and CE<sub>2</sub> = H.  $\overline{CE}$  = H is defined as  $\overline{CE}_1$  = H,  $\overline{CE}_2$  = H or CE<sub>2</sub> = L.
3. Device Outputs are ensured to be in High-Z after the first rising edge of clock upon power-up.

**Write Operation with Chip Enable Used<sup>(1)</sup>**

Cycle	Address	R/W	ADV/LD	$\overline{CE}^2$	CEN	$\overline{BWx}$	$\overline{OE}$	I/O <sup>(3)</sup>	Comments
n	X	X	L	H	L	X	X	?	Deselected.
n+1	X	X	L	H	L	X	X	?	Deselected.
n+2	A <sub>0</sub>	L	L	L	L	L	X	Z	Address and Control meet setup
n+3	X	X	L	H	L	X	X	Z	Deselected or STOP.
n+4	A <sub>1</sub>	L	L	L	L	L	X	D <sub>0</sub>	Address D <sub>0</sub> Write in. Load A <sub>1</sub> .
n+5	X	X	L	H	L	X	X	Z	Deselected or STOP.
n+6	X	X	L	H	L	X	X	D <sub>1</sub>	Address D <sub>1</sub> Write in. Deselected.
n+7	A <sub>2</sub>	L	L	L	L	L	X	Z	Address and control meet setup.
n+8	X	X	L	H	L	X	X	Z	Deselected or STOP.
n+9	X	X	L	H	L	X	X	D <sub>2</sub>	Address D <sub>2</sub> Write in. Deselected.

5303 tbl 20

**NOTES:**

1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.
2.  $\overline{CE}$  = L is defined as  $\overline{CE}_1$  = L,  $\overline{CE}_2$  = L and CE<sub>2</sub> = H.  $\overline{CE}$  = H is defined as  $\overline{CE}_1$  = H,  $\overline{CE}_2$  = H or CE<sub>2</sub> = L.

## DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range ( $V_{DD} = 3.3V \pm 5\%$ )

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
$I_{IL}$	Input Leakage Current	$V_{DD} = \text{Max.}, V_{IN} = 0V \text{ to } V_{DD}$	—	5	$\mu A$
$I_{ILB}$	$\overline{LBO}$ Input Leakage Current <sup>(1)</sup>	$V_{DD} = \text{Max.}, V_{IN} = 0V \text{ to } V_{DD}$	—	30	$\mu A$
$I_{OL}$	Output Leakage Current	$V_{OUT} = 0V \text{ to } V_{DDQ}, \text{Device Deselected}$	—	5	$\mu A$
$V_{OL}$	Output Low Voltage	$I_{OL} = +6mA, V_{DD} = \text{Min.}$	—	0.4	V
$V_{OH}$	Output High Voltage	$I_{OH} = -6mA, V_{DD} = \text{Min.}$	2.0	—	V

NOTE: 5303 tbl 21

1. The  $\overline{LBO}$  pin will be internally pulled to  $V_{DD}$  if it is not actively driven in the application and the ZZ pin will be internally pulled to  $V_{SS}$  if not actively driven.

## DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(1)</sup> ( $V_{DD} = 3.3V \pm 5\%$ )

Symbol	Parameter	Test Conditions	150MHz		133MHz		100MHz		Unit
			Com'l	Ind	Com'l	Ind	Com'l	Ind	
$I_{DD}$	Operating Power Supply Current	Device Selected, Outputs Open, $ADV/LD = X, V_{DD} = \text{Max.}, V_{IN} \geq V_{IH} \text{ or } \leq V_{IL}, f = f_{MAX}^{(2)}$	325	345	300	320	250	270	mA
$I_{SB1}$	CMOS Standby Power Supply Current	Device Deselected, Outputs Open, $V_{DD} = \text{Max.}, V_{IN} \geq V_{HD} \text{ or } \leq V_{LD}, f = 0^{(2,3)}$	40	60	40	60	40	60	mA
$I_{SB2}$	Clock Running Power Supply Current	Device Deselected, Outputs Open, $V_{DD} = \text{Max.}, V_{IN} \geq V_{HD} \text{ or } \leq V_{LD}, f = f_{MAX}^{(2,3)}$	120	140	110	130	100	120	mA
$I_{SB3}$	Idle Power Supply Current	Device Selected, Outputs Open, $CEN \geq V_{IH}, V_{DD} = \text{Max.}, V_{IN} \geq V_{HD} \text{ or } \leq V_{LD}, f = f_{MAX}^{(2,3)}$	40	60	40	60	40	60	mA
$I_{ZZ}$	Full Sleep Mode Supply Current	Device Selected, Outputs Open, $CEN \leq V_{IL}, V_{DD} = \text{Max.}, ZZ \geq V_{HD}, V_{IN} \geq V_{HD} \text{ or } \leq V_{LD}, f = f_{MAX}^{(2,3)}$	40	60	40	60	40	60	mA

NOTES:

5303 tb122

- All values are maximum guaranteed values.
- At  $f = f_{MAX}$ , inputs are cycling at the maximum frequency of read cycles of  $1/\text{tcyc}$ ;  $f=0$  means no input lines are changing.
- For I/Os  $V_{HD} = V_{DDQ} - 0.2V$ ,  $V_{LD} = 0.2V$ . For other inputs  $V_{HD} = V_{DD} - 0.2V$ ,  $V_{LD} = 0.2V$ .

## AC Test Load




Figure 1. AC Test Load




Figure 2. Lumped Capacitive Load, Typical Derating

## AC Test Conditions ( $V_{DDQ} = 2.5V$ )

Input Pulse Levels	0 to 2.5V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	$V_{DDQ}/2$
Output Timing Reference Levels	$V_{DDQ}/2$
AC Test Load	See Figure 1

5303 tb123

**AC Electrical Characteristics**(V<sub>DD</sub> = 3.3V +/-5%, Commercial and Industrial Temperature Ranges)


Symbol	Parameter	150MHz		133MHz		100MHz		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>CYC</sub>	Clock Cycle Time	6.7	—	7.5	—	10	—	ns
t <sub>F</sub> <sup>(1)</sup>	Clock Frequency	—	150	—	133	—	100	MHz
t <sub>CH</sub> <sup>(2)</sup>	Clock High Pulse Width	2.0	—	2.2	—	3.2	—	ns
t <sub>CL</sub> <sup>(2)</sup>	Clock Low Pulse Width	2.0	—	2.2	—	3.2	—	ns
<b>Output Parameters</b>								
t <sub>CD</sub>	Clock High to Valid Data	—	3.8	—	4.2	—	5	ns
t <sub>OOC</sub>	Clock High to Data Change	1.5	—	1.5	—	1.5	—	ns
t <sub>AZ</sub> <sup>(3,4,5)</sup>	Clock High to Output Active	1.5	—	1.5	—	1.5	—	ns
t <sub>CHZ</sub> <sup>(3,4,5)</sup>	Clock High to Data High-Z	1.5	3	1.5	3	1.5	3.3	ns
t <sub>OE</sub>	Output Enable Access Time	—	3.8	—	4.2	—	5	ns
t <sub>OLOW</sub> <sup>(3,4)</sup>	Output Enable Low to Data Active	0	—	0	—	0	—	ns
t <sub>OHZ</sub> <sup>(3,4)</sup>	Output Enable High to Data High-Z	—	3.8	—	4.2	—	5	ns
<b>Set Up Times</b>								
t <sub>SE</sub>	Clock Enable Setup Time	1.5	—	1.7	—	2.0	—	ns
t <sub>SA</sub>	Address Setup Time	1.5	—	1.7	—	2.0	—	ns
t <sub>SD</sub>	Data In Setup Time	1.5	—	1.7	—	2.0	—	ns
t <sub>SW</sub>	Read/Write (R/W) Setup Time	1.5	—	1.7	—	2.0	—	ns
t <sub>ADV</sub>	Advance/Load (ADV/LD) Setup Time	1.5	—	1.7	—	2.0	—	ns
t <sub>SC</sub>	Chip Enable/Select Setup Time	1.5	—	1.7	—	2.0	—	ns
t <sub>SB</sub>	Byte Write Enable (BWx) Setup Time	1.5	—	1.7	—	2.0	—	ns
<b>Hold Times</b>								
t <sub>EH</sub>	Clock Enable Hold Time	0.5	—	0.5	—	0.5	—	ns
t <sub>HA</sub>	Address Hold Time	0.5	—	0.5	—	0.5	—	ns
t <sub>HD</sub>	Data In Hold Time	0.5	—	0.5	—	0.5	—	ns
t <sub>HW</sub>	Read/Write (R/W) Hold Time	0.5	—	0.5	—	0.5	—	ns
t <sub>HADV</sub>	Advance/Load (ADV/LD) Hold Time	0.5	—	0.5	—	0.5	—	ns
t <sub>HC</sub>	Chip Enable/Select Hold Time	0.5	—	0.5	—	0.5	—	ns
t <sub>HB</sub>	Byte Write Enable (BWx) Hold Time	0.5	—	0.5	—	0.5	—	ns

**NOTES:**

5303 tbl 24

1. t<sub>F</sub> = 1/t<sub>CYC</sub>.
2. Measured as HIGH above 0.6V<sub>DDQ</sub> and LOW below 0.4V<sub>DDQ</sub>.
3. Transition is measured  $\pm 200\text{mV}$  from steady-state.
4. These parameters are guaranteed with the AC load (Figure 1) by device characterization. They are not production tested.
5. To avoid bus contention, the output buffers are designed such that t<sub>CHZ</sub> (device turn-off) is about 1ns faster than t<sub>CLZ</sub> (device turn-on) at a given temperature and voltage. The specs as shown do not imply bus contention because t<sub>CLZ</sub> is a Min. parameter that is worse case at totally different test conditions (0 deg. C, 3.465V) than t<sub>CHZ</sub>, which is a Max. parameter (worse case at 70 deg. C, 3.135V).


## Timing Waveform of Read Cycle<sup>(1,2,3,4)</sup>



**NOTES:**

1. Q(A<sub>1</sub>) represents the first output from the external address A<sub>1</sub>. Q(A<sub>2+1</sub>) represents the next output data in the burst sequence of the base address A<sub>2</sub>, etc. where address bits A<sub>0</sub> and A<sub>1</sub> are advancing for the four word burst in the sequence defined by the state of the  $\overline{LBO}$  input.
2. CE<sub>1</sub> timing transitions are identical but inverted to the CE<sub>1</sub> and CE<sub>2</sub> signals. For example, when CE<sub>1</sub> and CE<sub>2</sub> are LOW on this waveform, CE<sub>2</sub> is HIGH.
3. Burst ends when new address and control are loaded into the SRAM by sampling ADV/LD LOW.
4. R/W don't care when the SRAM is bursting (ADV/LD sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the R/W signal when new address and control are loaded into the SRAM.


## Timing Waveform of Write Cycles<sup>(1,2,3,4,5)</sup>



### NOTES:

- D(A1) represents the first input to the external address A1. D(A2) represents the next input to the external address A2; D(A<sub>2+1</sub>) represents the next input data in the burst sequence of the base address A2, etc. where address bits A<sub>n</sub> and A<sub>1</sub> are advancing for the four word burst in the sequence defined by the state of the IBO input.
- CE<sub>2</sub> timing transitions are identical but inverted to the CE<sub>1</sub> and OE<sub>2</sub> signals. For example, when CE<sub>1</sub> and CE<sub>2</sub> are LOW on this waveform, CE<sub>2</sub> is HIGH.
- Burst ends when new address and control are loaded into the SRAM by sampling ADV/LD LOW.
- R/W is don't care when the SRAM is bursting (ADV/LD sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the R/W signal when new address and control are loaded into the SRAM.
- Individual Byte Write signals (BW<sub>X</sub>) must be valid on all write and burst-write cycles. A write cycle is initiated when R/W signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.


## Timing Waveform of Combined Read and Write Cycles<sup>(1,2,3)</sup>



### NOTES:

1. Q(A1) represents the first output from the external address A1. D(A2) represents the input data to the SRAM corresponding to address A2.
2. CE timing transitions are identical but inverted to the  $\overline{CE}_1$  and  $\overline{CE}_2$  signals. For example, when  $\overline{CE}_1$  and  $\overline{CE}_2$  are LOW on this waveform, CE2 is HIGH.
3. Individual Byte Write signals ( $BW_1$  to  $BW_4$ ) must be valid on all write and burst-write cycles. A write cycle is initiated when R/W signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.


## Timing Waveform of CEN Operation<sup>(1,2,3,4)</sup>



### NOTES:

1. Q(A<sub>1</sub>) represents the first output from the SRAM corresponding to address A<sub>2</sub>.
2. CE<sub>2</sub> timing transitions are identical but inverted to the CE<sub>1</sub> and CE<sub>2</sub> signals. For example, when CE<sub>1</sub> and CE<sub>2</sub> are LOW on this waveform, OE<sub>2</sub> is HIGH.
3. CEN when sampled high on the rising edge of clock will block that L-H transition of the clock from propagating into the SRAM. The part will behave as if the L-H clock transition did not occur. All internal registers in the SRAM will retain their previous state.
4. Individual Byte Write signals (BV<sub>X</sub>) must be valid on all write and burst-write cycles. A write cycle is initiated when R/W signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.



## Timing Waveform of CS Operation<sup>(1,2,3,4)</sup>





### NOTES:

1. Q(A1) represents the first output from the SRAM corresponding to address A3.
2. CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH.
3. CEN when sampled high on the rising edge of clock will block that L-H transition of the clock from propagating into the SRAM. The part will behave as if the L-H clock transition did not occur. All internal registers in the SRAM will retain their previous state.
4. Individual Byte Write signals (BW<sub>1</sub> - BW<sub>4</sub>) must be valid on all write and burst-write cycles. A write cycle is initiated when R/W signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.



## 100-Pin Thin Plastic Quad Flatpack (TQFP) Package Diagram Outline




## 119 Ball Grid Array (BGA) Package Diagram Outline



## 165 Fine Pitch Ball Grid Array (fBGA) Package Diagram Outline



## Timing Waveform of $\overline{OE}$ Operation<sup>(1)</sup>



**NOTE:**

1. A read operation is assumed to be in progress.

5303 drw 11

## Ordering Information

IDT	XXXX	S	XX	XX	X	Process/ Temperature Range
Device Type		Power	Speed	Package		
					Blank	Commercial (0° C to +70° C) Industrial (-40° C to +85° C)
				PF BG BQ		100 pin Plastic Thin Quad Flatpack, 100 pin 119 Ball Grid Array (BGA) 165 Fine Pitch Ball Grid Array (fBGA)
				150 133 100		Clock Frequency in Megahertz
					IDT71V65602	256Kx36 Pipelined ZBT SRAM
					IDT71V65802	512Kx18 Pipelined ZBT SRAM

5303 drw 12

## Datasheet Document History

12/31/99		Created new datasheet from obsolete devices IDT71V656 and IDT71V658
03/04/00	Pg.1,14,15	Removed 166MHz speed grade offering; Added 150MHz speed grade offering
04/20/00	Pg. 5,6	Add JTAG test pins to TQFP pin configuration; removed footnote
		Add clarification note to Recommended Operating Temperature and Absolute Max Ratings tables
	Pg. 7	Add note to BGA Pin configuration; corrected typo in pinout
	Pg. 21	Insert TQFP Package Diagram Outline
05/16/00		Add new package offering, 13 x 15mm 165fBGA
	Pg. 23	Correct error in the 119 BGA Package Diagram Outline
07/28/00	Pg. 5-8	Remove JTAG pins from TQFP, BG119 and BQ165 pinouts, refer to IDT71V656xx and IDT71V658xx device errata
	Pg. 7,8	Correct error in pinout, B2 on BG119 and B1 on BQ165 pinout
	Pg. 23	Update BG119 Package Diagram Dimensions
11/04/00	Pg. 15	Add $I_{LZS}$ parameter to DC Electrical Characteristics
	Pg. 8	Add note to pin N5 on the BQ165 pinout, reserved for JTAG $\overline{TRST}$
12/04/02	Pg. 1-26	Changed datasheet from Preliminary to Final Release.
	Pg. 5,6,15, 16,25	Added $I_{Ltemp}$ to datasheet.
12/19/02	Pg. 1,2,5,6, 7,8	Removed JTAG functionality for current die revision.
	Pg. 7	Corrected x36, 119BGA pin configuration. Switched pins I/O0 and I/O1.
10/15/04	Pg. 5,6	Updated temperature $T_a$ note.
	Pg. 7	Updated pin configuration 512K x 18 for the 119 BGA - reordered I/O signals on P7, N6, L6, K7, H6, G7, F6, E7, D6.



### CORPORATE HEADQUARTERS

2975 Stender Way  
Santa Clara, CA 95054

### for SALES:

800-345-7015 or 408-727-6116  
fax: 408-492-8674  
[www.idt.com](http://www.idt.com)

### for Tech Support:

[sramhelp@idt.com](mailto:sramhelp@idt.com)  
800-544-7726