



# 82750DB DISPLAY PROCESSOR


- **Programmable Video Timing**
  - 28 MHz and 45 MHz Operating Frequency
  - Pixel/Line Address Range to 4096
  - Fully Programmable Sync, Equalization, and Serration Components
  - Fully Programmable Blanking and Active Display Start and Stop Times
  - Genlocking Capability
- **Flexible Display Characteristics**
  - 8-, Pseudo 16-, 16-, and 32-Bit/Pixel Modes
  - Selectable Pixel Widths of 1.0, 1.5, 2.0, 2.5, through 14 Periods of the Input Frequency
  - Support Popular Display Resolutions: VGA, XGA, NTSC, PAL, and SECAM
  - On-Chip Triple DAC for Analog RGB/ YUV Output
- Mix Graphics and Video Images on a Pixel by Pixel Basis
- Real Time Expansion of the Reduced Sample Density Video Color Components (U, V) to Full Resolution
- Three Independently Addressable Color Palettes
- Programmable 2X Horizontal Interpolation of Y Channel
- 16 x 16 x 2-Bit Cursor Map with Independently Programmable 2X Expansion Factors in X and Y Dimensions
- YUV to RGB Color Space Conversion
- 2X Vertical Replication of Y, U, and V Data for Displaying Full Motion Video on VGA Monitor
- Register and Function Compatible with the 82750DA

1

Intel's 82750DB is a custom designed VLSI chip used for processing and displaying video graphic information. It is register and function compatible with the 82750DA.

Reset inputs allow the 82750DB to be genlocked to an external sync source. By programming internal control registers, this sync can be modified to accommodate a wide variety of scanning frequencies. A large selection of bits/pixel, pixels/line, and pixel widths are programmable, allowing a wide latitude in trading-off image quality vs. update rate and VRAM requirements.

The 82750DB can operate in a digitizing mode, wherein it generates timing and control signals to the 82750PB and VRAM, but does not output display information. Besides digitizer support signals and video synchronization, the 82750DB outputs digital and analog RGB or YUV information and an 8-bit digital word of alpha data. This alpha channel data may be used to obtain a fractional mix of 82750DB outputs with another video source.



82750DB Subsystem Diagram

240855-1

# 82750DB Display Processor

<b>CONTENTS</b>	<b>PAGE</b>
<b>1.0 82750DB PIN DESCRIPTION</b>	
Pinout .....	1-66
Quick Pin Reference .....	1-70
<b>2.0 ARCHITECTURE</b>	
Overview .....	1-73
Sync Generation and Timing .....	1-73
VBUS Control .....	1-76
VBUS Code Description .....	1-78
Pixel Processing Path .....	1-81
VU Interpolation .....	1-81
Colormap Lookup Table (CLUT)	
Operation .....	1-82
8-Bit/Pixel Graphics Mode .....	1-83
8-Bit/Pixel Video Mode .....	1-83
8-Bit/Pixel Mixed Mode .....	1-83
Pseudo 16-Bit/Pixel Graphics Mode ..	1-83
Pseudo 16-Bit/Pixel Video Mode .....	1-83
Pseudo 16-Bit/Pixel Mixed Mode .....	1-84
16-Bit/Pixel Graphics Mode .....	1-84
16-Bit/Pixel Video Mode .....	1-84
16-Bit/Pixel Mixed Mode .....	1-84
32-Bit/Pixel Graphics Mode .....	1-84
32-Bit/Pixel Video Mode .....	1-84
32-Bit/Pixel Mixed Mode .....	1-84
Y Interpolator .....	1-85
Cursor .....	1-85
YUV to RGB Converter .....	1-87
Output Equalization .....	1-88
Digital to Analog Converters .....	1-89
<b>3.0 HARDWARE INTERFACE</b>	
82750DB Reset Operations .....	1-90
Input/Output Transformation .....	1-90
Genlocking on the 82750DB .....	1-91
Digitizing Images with the 82750DB .....	1-92

<b>CONTENTS</b>	<b>PAGE</b>
<b>4.0 PROGRAMMING THE 82750DB</b>	
Overview .....	1-95
Pipeline Delay through the 82750DB .....	1-95
Programming Considerations .....	1-96
Cursor Registers .....	1-96
Display Timing Registers .....	1-97
VBUS Code Registers .....	1-99
Color Registers .....	1-100
Control Registers .....	1-100
Color Map Registers .....	1-104
82750DB Register Summary .....	1-105
<b>5.0 ELECTRICAL DATA</b>	
DC Characteristics .....	1-106
AC Characteristics .....	1-107
Digital to Analog Converter Electrical Characteristics .....	1-112
Output Delay and Rise Time versus Load Capacitance .....	1-114
<b>6.0 MECHANICAL DATA</b>	
Packaging Outlines and Dimensions .....	1-115
Package Thermal Specifications .....	1-118
<b>FIGURES</b>	
Figure 1-1 82750DB Pinout .....	1-66
Figure 1-2 82750DB Functional Signal Groupings .....	1-69
Figure 2-1 82750DB Unit Level Diagram .....	1-74
Figure 2-2 Horizontal Programming Parameters .....	1-75
Figure 2-3 Vertical Programming Parameters .....	1-75
Figure 2-4 82750PB/82750DB Communication .....	1-76
Figure 2-5 82750DB 1X Shift Clock Operation .....	1-77
Figure 2-6 82750DB 1/2X Shift Clock Operation .....	1-77
Figure 2-7 82750DB 1/3X Shift Clock Operation .....	1-77
Figure 2-8 Mask Operation on CLUT Address .....	1-82

**CONTENTS** PAGE

Figure 2-9 Divide by 2.5 Pixel Clock .... 1-89

Figure 3-1 Horizontal and Vertical Reset Timing ..... 1-92

Figure 3-2 Digitizing Example ..... 1-93

Figure 3-3 Digitizing Example with Line Replicate ..... 1-94

Figure 4-1 Programming the Video Sync Outputs ..... 1-98

Figure 5-1 Clock Waveforms ..... 1-109

Figure 5-2 Output Waveforms ..... 1-109

Figure 5-3 Input Waveforms ..... 1-109

Figure 5-4 1X SCLK Mode ..... 1-110

Figure 5-5 1/2X SCLK Mode ..... 1-110

Figure 5-6 1/3X SCLK Mode ..... 1-110

Figure 5-7 PIXCLK Waveforms ..... 1-111

Figure 5-8 Output Setup and Hold .... 1-111

Figure 5-9 TESTACT# Float Delay ... 1-111

Figure 5-10 DISDIG to Digital Output Delay ..... 1-112

Figure 5-11 DISDAC to Analog Output Delay ..... 1-112

Figure 5-12 Typical Output Configuration ..... 1-113

Figure 5-13 Typical Output Valid Delay Versus Load Capacitance under Worst Case Conditions ..... 1-114

Figure 5-14 Typical Output Rise Time Versus Load Capacitance under Worst Case Conditions ..... 1-114

Figure 6-1 Principle Dimensions of the 82750DB in the 132-Lead PQFP Package ..... 1-115

Figure 6-2 132-Lead PQFP Mechanical Package Detail—Typical Lead ..... 1-116

Figure 6-3 132-Lead PQFP Mechanical Package Detail—Protective Bumper ..... 1-116

Figure 6-4 Detailed Dimensions of the 82750DB in the 132-Lead PQFP Package—Molded Details ..... 1-116

Figure 6-5 Detailed Dimensions of the 82750DB in the 132-Lead PQFP Package—Terminal Details ..... 1-117

**CONTENTS** PAGE

**TABLES**

Table 1-1 Pin Cross Reference by Pin Name ..... 1-67

Table 1-2 Pin Cross Reference by Location ..... 1-68

Table 1-3 Pin Descriptions ..... 1-70

Table 1-4 Input Pins ..... 1-73

Table 2-1 VU Transfer Request Patterns ..... 1-79

Table 2-2 VU Transfer Request Patterns with Line Replicate ..... 1-79

Table 2-3 CLUT Modes ..... 1-82

Table 2-4 Control Bit Settings and Resulting Interpolator Output ..... 1-85

Table 2-5 Cursor Color Registers ..... 1-86

Table 2-6 Cursor Sizes ..... 1-86

Table 2-7 82750DB Active T-Cycle Patterns ..... 1-88

Table 2-8 Digital to Analog Converter Pins ..... 1-89

Table 3-1 Selecting Alpha Outputs ..... 1-91

Table 4-1 VU Sampling ..... 1-101

Table 4-2 Pixel Times ..... 1-101

Table 4-3 Number of Bits/Pixel ..... 1-102

Table 4-4 Test Mode Select Coding .... 1-102

Table 4-5 Coding of Transfer Timing Select Bits ..... 1-104

Table 4-6 82750DB Register Space .... 1-105

Table 5-1 Absolute Maximum Requirements ..... 1-106

Table 5-2 DC Characteristics ..... 1-106

Table 5-3 AC Characteristics at 28 MHz ..... 1-107

Table 5-4 AC Characteristics at 45 MHz ..... 1-108

Table 5-5 DAC DC Characteristics ..... 1-112

Table 5-6 DAC AC Characteristics ..... 1-113

Table 6-1 PQFP Symbol List ..... 1-115

Table 6-2 Intel Case Outline Drawings for PQFP at 0.025 Inch Pitch .... 1-115

Table 6-3 Thermal Resistances (°C/W) ..... 1-118

Table 6-4 Maximum T<sub>A</sub> at Various Airflows ..... 1-118



# 1.0 82750DB PIN DESCRIPTION

## Pinout




Figure 1-1. 82750DB Pinout


**Table 1-1. Pin Cross Reference by Pin Name**

Pin Name	Location	Pin Name	Location	Pin Name	Location	Pin Name	Location
ACTDIS	87	DATAIN[15]	37	DISDIG	84	V <sub>CC</sub>	75
ALPHA[7]	88	DATAIN[14]	36	DRV[7]	114	V <sub>CC</sub>	82
ALPHA[6]	90	DATAIN[13]	31	DRV[6]	118	V <sub>CC</sub>	91
ALPHA[5]	92	DATAIN[12]	30	DRV[5]	119	V <sub>CC</sub>	98
ALPHA[4]	93	DATAIN[11]	29	DRV[4]	3	V <sub>CC</sub>	100
ALPHA[3]	95	DATAIN[10]	28	DRV[3]	4	V <sub>CC</sub>	104
ALPHA[2]	96	DATAIN[9]	27	DRV[2]	5	V <sub>CC</sub>	109
ALPHA[1]	97	DATAIN[8]	26	DRV[1]	6	V <sub>CC</sub>	116
ALPHA[0]	102	DATAIN[7]	25	DRV[0]	7	V <sub>CC</sub>	123
AVCC	128	DATAIN[6]	24	FCO	61	V <sub>CC</sub>	127
AVSS	125	DATAIN[5]	23	FREQIN	64	V <sub>CC</sub>	132
BG	69	DATAIN[4]	22	GY	129	VGCS	121
BPP[1]	85	DATAIN[3]	21	HRESET #	60	VRESET #	59
BPP[0]	86	DATAIN[2]	20	HYSNC	71	V <sub>SS</sub>	1
BU	122	DATAIN[1]	19	IREFIN	130	V <sub>SS</sub>	16
CB	83	DATAIN[0]	18	PIXCLK	120	V <sub>SS</sub>	17
CSYNC	72	DBU[7]	103	RESETB #	73	V <sub>SS</sub>	32
DATAIN[31]	58	DBU[6]	105	RV	126	V <sub>SS</sub>	34
DATAIN[30]	56	DBU[5]	106	SCLK[1]	77	V <sub>SS</sub>	39
DATAIN[29]	55	DBU[4]	107	SCLK[0]	74	V <sub>SS</sub>	48
DATAIN[28]	54	DBU[3]	110	TEST #	63	V <sub>SS</sub>	57
DATAIN[27]	53	DBU[2]	111	TESTACT #	62	V <sub>SS</sub>	68
DATAIN[26]	52	DBU[1]	112	VBUS[3]	81	V <sub>SS</sub>	76
DATAIN[25]	50	DBU[0]	113	VBUS[2]	80	V <sub>SS</sub>	89
DATAIN[24]	49	DGY[7]	8	VBUS[1]	79	V <sub>SS</sub>	94
DATAIN[23]	47	DGY[6]	9	VBUS[0]	78	V <sub>SS</sub>	99
DATAIN[22]	46	DGY[5]	10	V <sub>CC</sub>	2	V <sub>SS</sub>	101
DATAIN[21]	44	DGY[4]	11	V <sub>CC</sub>	33	V <sub>SS</sub>	108
DATAIN[20]	43	DGY[3]	12	V <sub>CC</sub>	35	V <sub>SS</sub>	115
DATAIN[19]	42	DGY[2]	13	V <sub>CC</sub>	45	V <sub>SS</sub>	117
DATAIN[18]	41	DGY[1]	14	V <sub>CC</sub>	51	V <sub>SS</sub>	124
DATAIN[17]	40	DGY[0]	15	V <sub>CC</sub>	65	V <sub>SS</sub>	131
DATAIN[16]	38	DISDAC	66	V <sub>CC</sub>	67	VSYNC	70

1

Table 1-2. Pin Cross Reference by Location

Location	Pin Name	Location	Pin Name	Location	Pin Name	Location	Pin Name
1	V <sub>SS</sub>	34	V <sub>SS</sub>	67	V <sub>CC</sub>	100	V <sub>CC</sub>
2	V <sub>CC</sub>	35	V <sub>CC</sub>	68	V <sub>SS</sub>	101	V <sub>SS</sub>
3	DRV[4]	36	DATAIN[14]	69	BG	102	ALPHA[0]
4	DRV[3]	37	DATAIN[15]	70	VS <sub>SYNC</sub>	103	DBU[7]
5	DRV[2]	38	DATAIN[16]	71	HS <sub>SYNC</sub>	104	V <sub>CC</sub>
6	DRV[1]	39	V <sub>SS</sub>	72	CS <sub>SYNC</sub>	105	DBU[6]
7	DRV[0]	40	DATAIN[17]	73	RESETB #	106	DBU[5]
8	DGY[7]	41	DATAIN[18]	74	SCLK[0]	107	DBU[4]
9	DGY[6]	42	DATAIN[19]	75	V <sub>CC</sub>	108	V <sub>SS</sub>
10	DGY[5]	43	DATAIN[20]	76	V <sub>SS</sub>	109	V <sub>CC</sub>
11	DGY[4]	44	DATAIN[21]	77	SCLK[1]	110	DBU[3]
12	DGY[3]	45	V <sub>CC</sub>	78	VBUS[0]	111	DBU[2]
13	DGY[2]	46	DATAIN[22]	79	VBUS[1]	112	DBU[1]
14	DGY[1]	47	DATAIN[23]	80	VBUS[2]	113	DBU[0]
15	DGY[0]	48	V <sub>SS</sub>	81	VBUS[3]	114	DRV[7]
16	V <sub>SS</sub>	49	DATAIN[24]	82	V <sub>CC</sub>	115	V <sub>SS</sub>
17	V <sub>SS</sub>	50	DATAIN[25]	83	CB	116	V <sub>CC</sub>
18	DATAIN[0]	51	V <sub>CC</sub>	84	DISDIG	117	V <sub>SS</sub>
19	DATAIN[1]	52	DATAIN[26]	85	BPP[1]	118	DRV[6]
20	DATAIN[2]	53	DATAIN[27]	86	BPP[0]	119	DRV[5]
21	DATAIN[3]	54	DATAIN[28]	87	ACTDIS	120	PIXCLK
22	DATAIN[4]	55	DATAIN[29]	88	ALPHA[7]	121	VGCS
23	DATAIN[5]	56	DATAIN[30]	89	V <sub>SS</sub>	122	BU
24	DATAIN[6]	57	V <sub>SS</sub>	90	ALPHA[6]	123	V <sub>CC</sub>
25	DATAIN[7]	58	DATAIN[31]	91	V <sub>CC</sub>	124	V <sub>SS</sub>
26	DATAIN[8]	59	VRESET #	92	ALPHA[5]	125	AV <sub>SS</sub>
27	DATAIN[9]	60	HRESET #	93	ALPHA[4]	126	RV
28	DATAIN[10]	61	FCO	94	V <sub>SS</sub>	127	V <sub>CC</sub>
29	DATAIN[11]	62	TESTACT #	95	ALPHA[3]	128	AV <sub>CC</sub>
30	DATAIN[12]	63	TEST #	96	ALPHA[2]	129	GY
31	DATAIN[13]	64	FREQIN	97	ALPHA[1]	130	IREFIN
32	V <sub>SS</sub>	65	V <sub>CC</sub>	98	V <sub>CC</sub>	131	V <sub>SS</sub>
33	V <sub>CC</sub>	66	DISDAC	99	V <sub>SS</sub>	132	V <sub>CC</sub>



1

Figure 1-2. 82750DB Functional Signal Groupings

## Quick Pin Reference

Table 1-3. Pin Descriptions

Symbol	Type	Name and Function
FREQIN	I	<b>FREQUENCY INPUT CLOCK:</b> In normal use, the 82750DB supplies refresh timing for an associated VRAM through the 82750PB. This places a lower limit on the line frequency, which is a programmed multiple of FREQIN. It must generate enough refresh cycles, so a minimum line rate of 4 kHz is required. Furthermore, the 82750PB may run no less than $\frac{1}{6}$ the speed of the 82750DB, since the 82750PB samples the timing and control signals generated by the 82750DB. The period of FREQIN is known as a "T" cycle.
RESETB #	I	<b>EXTERNAL RESET:</b> Input signal which places all units in the 82750DB into an initialized state, and sets the transfer rate to a default value of $\frac{1}{3}X$ the operating frequency. It is an edge sensitive input which must be held low for a minimum of ten T-cycles. The slowest transfer rate is selected to ensure that the 82750DB will read the register information correctly during the first register transfer, independent of the speed of the VRAMs. During the reset state, the analog video outputs and digital outputs are set to the black level. This will occur a maximum of four cycles after RESETB # is set to a zero. This signal is also used in conjunction with the TESTACT # input to disable outputs.
VRESET #	I	<b>VERTICAL RESET:</b> By programming a bit in an internal register, the 82750DB may be placed in the Genlock mode. If this mode is selected, assertion of VRESET # resets all vertical timing to the first line of the next field. It does not affect the horizontal timing, but does generate the on-chip end of field signals. It is an edge sensitive input that is sampled in the 82750DB at the internal time corresponding to the rising edge of FREQIN. If the Genlock mode has not been enabled, this signal will have no effect on the sync timing. The 82750DB will then operate in a free-running mode. Refer to Chapter 3 for a detailed description of genlocking the 82750DB.
HRESET #	I	<b>HORIZONTAL RESET:</b> When in the Genlock mode, this input will reset all of the horizontal timing to the start of the line (beginning of horizontal sync). HRESET # does not affect vertical timing (except for an up-to one-line delay) or any other 82750DB registers. This signal is an edge sensitive input that is sampled in the 82750DB at that internal time corresponding to the rising edge of FREQIN. As was the case with the VRESET # signal, this input will be ignored when not in the Genlock mode.
VBUS[3:0]	O	<b>VDP COMMUNICATION BUS:</b> The 82750DB outputs status and VRAM transfer requests over these lines to the 82750PB, for 2 to 16 T-cycles (as programmed by the user). Transfer requests can tie up the 82750DB/VRAM, 82750PB/VRAM, or 82750PB/82750DB (VBUS) interfaces for a longer period due to VRAM arbitration. When signals are not being sent out, the VBUS has value 1111, the "null command."
SCLK[1:0]	O	<b>VRAM SHIFT CLOCKS:</b> Transfer requests to the 82750PB cause a VRAM address to be set up, and the VRAM serial registers loaded (in the case of displaying) or unloaded (in the case of digitizing). These signals are used to shift data out of and into the VRAMs. Both signals are identical, and run at a maximum rate of $1X$ of the pixel frequency, except during transfer requests, at which time they run at $1X$ , $\frac{1}{2}X$ , or $\frac{1}{3}X$ of the operating frequency of the 82750DB, as programmed by the user.
DATAIN[31:0]	I	<b>DATA INPUT BUS:</b> This is the input data clocked in from VRAM by the SCLK[1:0] signals. The format of the input data is a function of the programmed number of bits/pixel and of the type of transfer cycle being executed. Data will be sampled internally on the rising edge of FREQIN.



Table 1-3. Pin Descriptions (Continued)

Symbol	Type	Name and Function												
FCO	O	<b>FRAME CAPTURE ON:</b> This is the output signal which indicates to the digitizer that the VRAM serial port has been turned from read mode to write mode. The digitizer may then drive the (common) VRAM serial register data I/O pins. FCO specifies digitization, five lines after the start of the active vertical display, at the time of HSYNC. This gives the external logic time to switch directions of the VRAM serial data bus. This signal will end four lines after vertical active stops, at the next HSYNC, to make sure the digitizer is off before the next beginning-of-field register transfer.												
HSYNC	O	<b>HORIZONTAL SYNCHRONIZATION:</b> Video synchronization signal which is asserted at the beginning of every line and ends a programmed time later. (The duration of this signal is specified in T-cycles.)												
VSYNC	O	<b>VERTICAL SYNCHRONIZATION:</b> Video synchronization signal which can be programmed to start (once) and end (once) in every field. (The start and stop position may be specified in half-line units.)												
CSYNC	O	<b>COMPOSITE SYNCHRONIZATION PULSE:</b> This contains the programmed vertical serration and equalization information, as well as horizontal synchronization pulses.												
CB	O	<b>COMPOSITE BLANKING:</b> This signal can be programmed to end once and start once in each line, and end once and start once every field.												
BG	O	<b>BURST GATE:</b> This signal starts and stops at user-programmable horizontal positions in each line, in a programmable vertical group of lines. The primary use of this signal is to provide a "window" during which the BURST output should be inserted to generate a baseband NTSC signal. The output frequency is set by an integer divisor (0–31) and the rate of the FREQIN clock input. To use this effectively, the 82750DB must operate at an integer multiple of the NTSC 3.58 MHz color subcarrier. The number is programmed in two's complement form in the General Control register.												
PIXCLK	O	<b>PIXEL CLOCK:</b> This output signals valid data on the DGY, DRV, DBU, GY, RV, and BU lines. PIXCLK becomes active one-half of a T-cycle after valid data appears on DGY, DRV, or DBU, and coincident with GY, RV, and BU. During active display time it is issued at a steady rate of 1/(T-cycles/pixel) times per T-cycle, and otherwise at a steady rate of once per T-cycle. Its duration is one-half of a T-cycle, and its rising edge may synchronize with either rising or falling edges of FREQIN depending on the pixel frequency. This signal may be used to synchronize off-chip processing of the pixel data outputs.												
GY, RV, BU	O	<p><b>ANALOG PIXEL OUTPUTS:</b> These signals are the processed pixel data from the 82750DB in analog form. During the display, these signals may be programmed to output pixel data in either YUV or RGB format.</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>Output Format</th> <th>DGY</th> <th>DRV</th> <th>DBU</th> </tr> </thead> <tbody> <tr> <td>YUV</td> <td>Y</td> <td>V</td> <td>U</td> </tr> <tr> <td>RGB</td> <td>G</td> <td>R</td> <td>B</td> </tr> </tbody> </table>	Output Format	DGY	DRV	DBU	YUV	Y	V	U	RGB	G	R	B
Output Format	DGY	DRV	DBU											
YUV	Y	V	U											
RGB	G	R	B											
DGY[7:0], DRV[7:0], DBU[7:0]	O	<b>DIGITAL VIDEO OUTPUTS:</b> These are the digital outputs of the GY, RV, and BU channels, respectively. They are valid with respect to the rising edge of PIXCLK.												
ALPHA[7:0]	O	<b>ALPHA CHANNEL:</b> These 8 bits are used to output a digital value for mixing the 82750DB output with another video signal off-chip. The alpha channel information may be included in the pixel data, or may be output based on a comparison of the pixel data with user-programmed values.												
ACTDIS	O	<b>ACTIVE DISPLAY:</b> This is the active portion of the display as programmed by the user. It is delayed by the pipeline through the 82750DB, which is 5 lines vertically and a variable number horizontally, depending on the display mode.												

1

Table 1-3. Pin Descriptions (Continued)

Symbol	Type	Name and Function																																				
BPP[1:0]	O	<p><b>BITS PER PIXEL:</b> During the nonactive display, the user programmed bits/pixel is encoded on these lines. During active display, the BPP[0] signal is multiplexed with a signal, Cursor Active, which indicates if the cursor data is currently active (non-transparent). When the Cursor Active output signal is asserted, this indicates that cursor overlay data is currently being output. Also during the active display, the BPP[1] signal is multiplexed with a signal, VUGR, which indicates whether the 82750DB is operating in a graphics or video mode. When the VUGR output signal is asserted, this indicates the G, R, and B outputs are derived from the subsampled VU data. These pins allow users to latch the BPP[1:0] signals during nonactive display time (as indicated by ACTDIS being zero) for post-processing of the 82750DB output. The active cursor window on BPP[0] can be used during active display, to multiplex in other video streams into the output display. The following table illustrates the encoding on the BPP signals.</p> <table border="1"> <thead> <tr> <th>Bits/Pixel</th> <th>ACTDIS</th> <th>BPP[0]</th> <th>BPP[1]</th> </tr> </thead> <tbody> <tr> <td>8</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>16</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>32</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>pseudo 16</td> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>8</td> <td>1</td> <td>Cursor Active</td> <td>VUGR</td> </tr> <tr> <td>16</td> <td>1</td> <td>Cursor Active</td> <td>VUGR</td> </tr> <tr> <td>32</td> <td>1</td> <td>Cursor Active</td> <td>VUGR</td> </tr> <tr> <td>pseudo 16</td> <td>1</td> <td>Cursor Active</td> <td>VUGR</td> </tr> </tbody> </table>	Bits/Pixel	ACTDIS	BPP[0]	BPP[1]	8	0	0	0	16	0	0	1	32	0	1	0	pseudo 16	0	1	1	8	1	Cursor Active	VUGR	16	1	Cursor Active	VUGR	32	1	Cursor Active	VUGR	pseudo 16	1	Cursor Active	VUGR
Bits/Pixel	ACTDIS	BPP[0]	BPP[1]																																			
8	0	0	0																																			
16	0	0	1																																			
32	0	1	0																																			
pseudo 16	0	1	1																																			
8	1	Cursor Active	VUGR																																			
16	1	Cursor Active	VUGR																																			
32	1	Cursor Active	VUGR																																			
pseudo 16	1	Cursor Active	VUGR																																			
DISDAC	I	<b>DISABLE ANALOG OUTPUTS:</b> When this input is active, the Analog Pixel Outputs are set to a high-impedance state.																																				
DISDIG	I	<b>DISABLE DIGITAL OUTPUTS:</b> When this input is active, the digital outputs of the 82750DB will be set to zero. In applications that use only the analog outputs of the 82750DB, the digital outputs must be disabled.																																				
TESTACT #	I	<p><b>TEST ACTIVE:</b> Active low signal that is used in conjunction with the RESETB # signal to allow the chip to perform one of the following functions:</p> <table border="1"> <thead> <tr> <th>RESETB #</th> <th>TESTACT #</th> <th>82750DB State</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>1</td> <td>Enter Reset State</td> </tr> <tr> <td>0</td> <td>0</td> <td>Enter Reset State</td> </tr> <tr> <td></td> <td></td> <td>Tri-State All Outputs</td> </tr> <tr> <td></td> <td></td> <td>Analog Outputs are Zero</td> </tr> <tr> <td>1</td> <td>1</td> <td>Normal Operation</td> </tr> <tr> <td>1</td> <td>0</td> <td>Reserved</td> </tr> </tbody> </table>	RESETB #	TESTACT #	82750DB State	0	1	Enter Reset State	0	0	Enter Reset State			Tri-State All Outputs			Analog Outputs are Zero	1	1	Normal Operation	1	0	Reserved															
RESETB #	TESTACT #	82750DB State																																				
0	1	Enter Reset State																																				
0	0	Enter Reset State																																				
		Tri-State All Outputs																																				
		Analog Outputs are Zero																																				
1	1	Normal Operation																																				
1	0	Reserved																																				
TEST #	I	<b>TEST INPUT:</b> This signal must be set to VCC to guarantee correct chip operation.																																				
VGCS	O	<b>INTERNAL VOLTAGE REFERENCE:</b> This signal must be decoupled to AVCC.																																				
IREFIN	I	<b>ANALOG CURRENT REFERENCE:</b> Under normal operation, this signal should be tied to a temperature compensated current reference to AVSS. This signal must be decoupled to AVCC.																																				
AVCC	I	<b>ANALOG POWER</b> pin provides +5 V <sub>DC</sub> supply to the Digital to Analog Converter.																																				
AVSS	I	<b>ANALOG GROUND</b> pin provides the 0V connection to which the analog outputs are referenced. This must be connected to VSS.																																				
VCC	I	<b>POWER</b> pins provide +5 V <sub>DC</sub> supply input.																																				
VSS	I	<b>GROUND</b> pins provide the 0V connection to which all inputs and outputs are referenced.																																				

**Table 1-4. Input Pins**

Name	Active Level	Synchronous/Asynchronous
FREQIN	HIGH	Synchronous
RESETB#	LOW	Asynchronous
VRESET#	LOW	Asynchronous
HRESET#	LOW	Asynchronous
DISDIG	HIGH	Asynchronous
TESTACT#	LOW	Asynchronous
TEST#	LOW	ASynchronous

All output pins have an active level of HIGH, and are floated when RESETB# and TESTACT# are set to a zero. The exceptions are GY, RV, and BU which will be forced to a zero level.

## 2.0 ARCHITECTURE

### Overview

There are 10 units in the 82750DB. Each of the units operates independently at the maximum clock rate input to the chip. The control information for each block is distributed in programmable registers throughout the chip. These registers are loaded on user-specified lines during the horizontal and vertical blanking intervals of the field. The register data that was read in from VRAM is passed from block to block during the blanking intervals of the display, on the same lines that the pixel information is passed during the active display. The Functional Block Diagram is shown in Figure 2-1.

In order to maximize speed and compensate for processing delays, the chip is heavily pipelined. All inter-block information is delay-equalized to accommodate the different pipeline lengths in each module. As a result, the total pipeline delay is dependent on the number of processing units that are used to generate the display. Chapter 4 describes how the user programming is affected by these pipeline delays.

Each of the units are described in more detail in the following sections of this chapter.

### Sync Generation and Timing

The sync generation and timing block generates all of the internal timing and control signals, as well

as the video synchronization signals. Sync and timing information may be derived from two sources: from the master clock, in which case the control registers on the 82750DB are programmed to provide the desired display frequency in terms of periods of the master clock (T-cycles), or from the horizontal and vertical external reset signals. (The latter is known as the genlock mode.) Characteristics such as line rate, blanking and border intervals, and composite synchronization parameters can be independently set. Since the 82750DB can be reprogrammed once each line, horizontal strips of different resolutions can be supported on the same display. However, the horizontal strips that can be supported are limited by the host processor's response to redefining the bitmap pointers resident on the 82750PB.

The horizontal and vertical display parameters are fully programmable. Figure 2-2 illustrates the horizontal programming parameters. The line starts at the programmed start position, with the length of half of a line programmed in T-cycles. The length of the total line is twice the half-line length. Parameters such as horizontal sync start, horizontal sync width, horizontal blanking start and stop, and horizontal active start and stop are all specified by the user. Note that the border time is not explicitly programmed, but is defined as the region of the display line where neither active display nor blanking is programmed to occur. In order for the 82750DB to function correctly, the width of the horizontal active display should be programmed such that the end of the horizontal active display coincides with the end of the last displayed pixel.

Figure 2-3 shows the vertical programming parameters. The basic unit for vertical programming is in units of half lines, with the half-line count for each field starting at zero. Where appropriate for a parameter, the count is programmed in units of full lines. The length of the complete field is programmed in half lines, which makes it convenient for distinguishing between interlaced and non-interlaced displays. (For interlaced displays, the number of half lines is odd, for non-interlaced displays, it is even.) The vertical active and blanking regions may be independently programmed, with the border time defined as the region where blanking and active display is not on.

**NOTE:**

*Sync parameters are completely independent of the display parameters. This allows the sync signals to be positioned anywhere in the field (even during active display).*

1




Figure 2-1. 82750DB Unit Level Diagram

240855-4




Figure 2-2. Horizontal Programming Parameters




Figure 2-3. Vertical Programming Parameters

### VBUS Control

The VBUS controller sends all 82750DB requests for display bitmaps, VRAM refresh, and synchronization information to the 82750PB, at programmable times during a field. Transfer requests are scheduled to occur on a line basis, so only their vertical position (or line) is specified by the user. Other commands, like refresh requests, occur every line, and their horizontal position (or dot position) in the line must be specified by the user. Transfer requests are given the highest priority by the VBUS control circuit and are performed first during a blanking interval. The programmer has the responsibility of scheduling the line oriented codes, like refresh, so that they do not collide with the transfer requests.

Besides arbitrating the scheduled transfer requests, the VBUS controller also reads the data from the VRAM shift registers using the two shift clock outputs (SCLK[1:0]). The code corresponding to the type of data to be read is asserted for a programmable number of cycles on the 4-bit VBUS. The 82750DB then waits a programmable delay before reading the data from the VRAM. This delay should be long enough to guarantee that the 82750PB has completed loading the information into the serial shift register of the VRAM. Both signals are off while the code causing the transfer cycle is active on the VBUS, as well as during the read delay time. Figure 2-4 illustrates this communication between the 82750PB and the 82750DB.

When the delay wait is over, the shift clock outputs are activated. The SCLK[1:0] signal's behavior is dependent on the transfer rate that the user has selected—either 1X, 1/2X, or 1/3X the operating frequency. Note that if the RESETB# signal is applied, the transfer rate is automatically set to 1/3X during the first automatic register transfer, regardless of the state of the transfer rate selection. The transfer rate may be changed in the first register transfer after RESETB# is set to a logic one value.

Figure 2-5 illustrates how the SCLKs operate in the 1X mode in a system. SCLK[1:0] signals will toggle between zero and one on the rising edge of FREQIN, after an internal logic delay. The data is read into the 82750DB on the rising edge of the internal clock, one 82750DB clock cycle after the SCLK outputs are asserted. Since there are 32 data input pins, each SCLK can read in the serial data from eight 256 x 4 VRAM memory devices. Adding external buffering to the SCLKs (to drive more memory) will also add delay to the memory access. The delay increase may require more than one T-cycle before the VRAM data is valid. In this case, the time between the rising edge of the internal 82750DB clock that generates the SCLKs and the edge that latches the data must be increased.

There are two solutions, the operating frequency of 82750DB can be lowered to accommodate a longer T-cycle, or the 1/2X SCLK mode may be selected (as shown in Figure 2-6). When using the 1/2X transfer rate, the data is read into the 82750DB two clock cycles after the SCLK outputs are asserted.




Figure 2-4. 82750PB/82750DB Communication

Figure 2-7 illustrates 1/3X (default) shift clock operation that is used during the RESET mode or may be programmed by the user. The first word of data is latched by the 82750DB on the rising edge of the FREQIN that is three T-cycles after the SCLK outputs were asserted. This allows three full 82750DB

cycles for the VRAMs to output valid data, which gives extra margin for applications that need longer shift read cycles (due to slower memories or external logic delays) and do not wish to operate the 82750DB at a slower speed.

1




Figure 2-5. 82750DB 1X Shift Clock Operation




Figure 2-6. 82750DB 1/2X Shift Clock Operation




Figure 2-7. 82750DB 1/3X Shift Clock Operation

When reading data from memory during active display, the SCLK[1:0] outputs operate at a rate required to support the programmed display rate. This rate is determined from the following equation:

$$\text{RATE} = \frac{(\# \text{ of bits/pixel})}{(32\text{-bit/word}) * (\# \text{ word/fetch}) * (\# \text{ T-cycle/pixel})}$$

where: # bits/pixel and # T-cycles/pixel are user-programmed

# word/fetch is: 1

The SCLK[1:0] outputs will be the same frequency as the input clock in the 1X shift clock mode, and one half the input clock frequency when using the 1/2X mode. The frequency will be one third in the input clock when using the 1/3X mode. In the 1/3X mode the SCLK[1:0] outputs will be high for one T-cycle, and low for 2 T-cycles.

## VBUS CODE DESCRIPTION

When the 82750DB is actively fetching and displaying pixels, VUXFER, BMX/YBMNPX, and REGX are typically sent over the VBUS. Of the three codes, REGX has top priority, followed by VUXFER, and last by BMX/YBMNPX. These commands may be programmed to occur each active line during the blanking interval for the line just completed. If a register transfer has been programmed for an active line, it takes priority and is executed first. Otherwise, immediately after the register transfer, any scheduled VUXFER and BMX/YBMNPX commands are executed. The programmer has the responsibility for verifying that the sum of times required by these commands does not exceed horizontal non-active display time. The 82750DB will commence fetching pixels at the subsequent start of active display. A detailed explanation of the different types of VBUS commands and their corresponding codes follows.

### Transfer Requests

The following commands request the 82750PB to transfer information from the VRAM array into the VRAM shift register. When multiple requests are programmed for a given line, they are listed in the priority they are sent. When asserting a transfer request, the programmer must be aware of two other programmed parameters, VBLEN and SCLK delay.

The VBLEN parameter is a user programmed value whose bits lie in the General Control Register. It is the length of time, in 82750DB T-cycles, that a particular VBUS code will be held at the outputs. It is used to ensure that the asynchronously operating 82750PB chip will have enough time to recognize and begin operating on an 82750DB transfer request.

The other parameter the programmer needs to set is the SCLK delay. This can be found in the Pixel Control Register. It is the number of 82750DB clock cycles that the DB will wait before clocking in data, out of the VRAM, after the initiation of a transfer request on the VBUS outputs.

**REGX (0010)** This command requests that the 82750PB transfer 82750DB register information into the VRAM shift registers. Besides the automatic 82750DB register transfer that occurs on the second line (line 2) of each field, the programmer can specify the next horizontal line on which another register transfer is to take place. The transfers may be scheduled many times during the field. On the first transfer, the 82750PB uses the contents of its 82750DBc register as the starting address of the 82750DB register data. On each subsequent access, the programmed pitch value in 82750PB's 82750DBc-PITCH register is added to the accumulated start address. The programmer must ensure that the data is stored in VRAM at the correct address. Since the pitch remains constant, the longest register load will determine the pitch value.

The VBUS unit performs a vertical checksum on all the register information. Each bit in the register word undergoes an exclusive-OR with the corresponding bit in the previous data word. The 82750DB compares this information with the user generated checksum, which is the last 32-bit data word read into the 82750DB during a register transfer. If the values do not match, the 82750DB will disable all of its digital sync and data outputs, enter the reset state, and send a SHUTDOWN code (82750DBSD) to the 82750PB over the VBUS[3:0] outputs. If the new checksum is correct, the new register values will take effect immediately.

**VUXFER (0001)** This code is used to request VU data, providing new VU data is required by the 82750DB. This command is issued only on vertically active lines (as programmed in the register, not as seen on the screen) and possibly the four lines after. On each line, a row of V and/or U samples are loaded into the VU interpolator line stores. The pattern of requests depends upon the mode in which the VU interpolator is operating. In the interlaced VU mode, one line of samples for both the V and U components are fetched during each transfer; in the non-interlaced VU mode, only one line of samples for either the V or U components is fetched. Table 2-1 illustrates the pattern of requests. M is the programmed first vertical active line, and N the last active line. The modes listed have VU transfer requests following the end of horizontal active of the lines specified, stopping with the last line, N + 4.



**Table 2-1. VU Transfer Request Patterns**

Mode	Active Line	Request VU Data
2x Non-Interlaced	M	Fetch 1st Line of V
	M + 1	Fetch 1st Line of U
	M + 4	Fetch 2nd Line of V
	M + 5	Fetch 2nd Line of U
	N + 4	Fetch Last Line of V
2x Interlaced (Odd and Even Fields)	M	Fetch 1st Line of V and U
	M + 4	Fetch 2nd Line of V and U
	M + 5	Fetch 3rd Line of V and U
	N + 4	Fetch Last Line of V and U
4x Non-Interlaced	M	Fetch 1st Line of V
	M + 1	Fetch 1st Line of U
	M + 4	Fetch 2nd Line of V
	M + 5	Fetch 2nd Line of U
	M + 8	Fetch 3rd Line of V
	N + 4	Fetch Last Line of V
4x Interlaced (Odd and Even Fields)	M	Fetch 1st Line of V and U
	M + 4	Fetch 2nd Line of V and U
	M + 6	Fetch 3rd Line of V and U
	N + 4	Fetch Last Line of V and U

The 82750PB uses another internal pointer to cause the VRAM to load the desired VU data into its shift registers (incrementing the pointer by a pitch value). This command is asserted for a programmable number of T-cycles (m), as specified in the Miscellaneous Control register. Then, the 82750DB fetches them, tying up the 82750DB/VRAM interface for (n + 2) cycles, where n is ¼ the programmable total number of 8-bit samples of V and U fetched. Note that one extra word, which may overlap the next VBUS command, is fetched.

By setting a bit in the Miscellaneous Control register, it is possible to replicate lines of V and U generated by the interpolator for the entire field. Since each line of VU data is displayed twice, the rate that the VU sample map has to be fetched from VRAM is reduced by ½. Table 2-2 lists the sequence of VU loads.


In some cases, the VU interpolator may cover only a portion of the display. In those instances, M in the above examples would be the first line that VU interpolation is enabled. N would be the last line that VU interpolation is enabled. Regardless of the state of the Line Replicate bit, there would be no vertical pipeline delay between the loading of the first line of samples and the second line of samples. The first line of samples would be loaded at M-1, and the second line at M. This reduces the delay between switching interpolation modes during a single display.

**Table 2-2. VU Transfer Request Patterns with Line Replicate**

Mode	Active Line	Request
2x Non-Interlaced	M	Fetch 1st Line of V
	M + 1	Fetch 1st Line of U
	M + 4	Fetch 2nd Line of V
	M + 5	Fetch 2nd Line of U
	M + 8	Fetch 3rd Line of V
	N + 9	Fetch 3rd Line of U
2x Interlaced (Odd and Even Fields)	M	Fetch 1st Line of V and U
	M + 4	Fetch 2nd Line of V and U
	M + 6	Fetch 3rd Line of V and U
	N + 4	Fetch Last Line of V and U
4x Non-Interlaced	M	Fetch 1st Line of V
	M + 1	Fetch 1st Line of U
	M + 4	Fetch 2nd Line of V
	M + 5	Fetch 2nd Line of U
	M + 12	Fetch 3rd Line of V
	N + 13	Fetch 3rd Line of U
4x Interlaced (Odd and Even Fields)	M	Fetch 1st Line of V and U
	M + 4	Fetch 2nd Line of V and U
	M + 8	Fetch 3rd Line of V and U
	N + 4	Fetch Last Line of V and U

**BMX (0000)** This command requests a bitmap. BMX (0000) is sent after horizontal active stops, beginning on the fifth line after vertical active starts, and continuing until the fifth line after vertical active stops. (There is a vertical pipeline delay of five lines through the 82750DB, due to internal timing requirements.) A line programmed to start at line M, will have its first active line displayed at line M + 5. The 82750PB uses an internal pointer to cause the VRAM shift registers to be loaded with pixel values. The 82750DB subsequently fetches them as required for display. This command is asserted on the VBUS for the user-programmed number of T-cycles and must be completed before active display begins.

**YBMNPX (0100)** This command performs a Y bitmap transfer without performing a pitch calculation. When the line replicate mode is selected by Bit 22 in the Miscellaneous Control register, this code is asserted every other display line so that the same line of information can be used twice.



## Digitizer Commands

When in the line replicate mode, and digitizing an NTSC source (for example, when genlocking an NTSC source to a system that uses only a VGA monitor), each line of captured data is effectively output at twice the rate. Since each line need only be stored once in memory (it is duplicated automatically in the display mode) only one WRDIGI code, followed by a WRDIGINP, is sent every other line. On alternate lines, two WRDIGINP are sent and will select the last address that was written, without incrementing the 82750PB bitmap address pointer. This is described in detail in Chapter 3.

**WRDIGI (0011)** This command requests a write of digitized data. The operation of this command is dependent upon the external hardware and is discussed in the section on genlocking (page 29). If digitizing is enabled, this command is asserted on the VBUS for a programmable number of T-cycles. The pointer is then incremented by a pitch value. Since each horizontal line is stored in a single row of memory, this pitch value is equal to the horizontal resolution, in bytes, for non-interlaced bitmaps. For interlaced bitmaps, the pitch value is equal to twice the horizontal resolution, in bytes. This allows alternate lines of data to be skipped over in successive fields.

**WRDIGINP (0111)** This command allows access to digitized data without performing a pitch calculation. WRDIGINP (0111) requests that the 82750PB perform a transfer request at the last calculated address. Note that only a memory transfer cycle is performed—the pitch value is not added to this address. This will always ensure that the digitized data is written into the last selected memory address, in case a physical memory boundary has been crossed. This command is asserted after the WRDIGI transfer has completed.

## Refresh and Control Commands

The following signals are used to pass refresh requests and control information to the 82750PB.

**DFL (1000)** The Display Format Load command is a maskable host processor interrupt that can be programmed to occur at any time during the display. This is used by the 82750PB to transfer the shadow register contents into the working register set in the

VRAM interface. This is useful in supporting split-screen-type applications, where it is desirable to change the bitmap pointers at some point before the end of the display.

**82750DBSD (1001)** This command is the 82750DB Shut Down code. During every register transfer, the 82750DB keeps an internal vertical exclusive-or checksum of the register data as it is read onto the chip. The last word of data that is read during the register transfer is the user-generated checksum. If the two checksums match, operation proceeds as normal. If they do not match, the 82750DB enters the reset state and sends this code to the 82750PB. The 82750DB will remain reset until the reset pin is asserted and negated by the host processor.

**REFRESH (1010)** This command asks the 82750PB to generate up to 15 refresh cycles every horizontal line. The 82750DB transfer cycles have a higher priority than refresh requests in the 82750PB. REFRESH will not be asserted if programmed to occur at the same time as a transfer request code.

## Video Synchronization Information

The following codes are used to pass the video line and field information from 82750DB to the pixel processor.

**VEVEN (1101)** This code indicates the start of an even (i.e., second) field of a frame. This command is sent coincident with line one of each even field. When genlocking to an external source (see pg. 29), the occurrence of a vreset signal during programmed horizontal active time will cause the 82750DB to output a VEVEN code on the VBUS.

**VODD (1100)** This code indicates the start of an odd (i.e., first or only) field of a frame. This command is always sent immediately after RESETB# is negated, and coincident with line one of the odd field. Similarly, when genlocking, the occurrence of a vreset signal during any time other than horizontal active time will cause the 82750DB to output a VODD code on the VBUS.

**HLIN (1110)** This code marks every horizontal line at a programmable point in the line. HLIN is used by the 82750PB to increment its horizontal line counter.

## Pixel Processing Path

This logic accepts the 32-bit word from the input latch and divides the word into the programmed pixel format. This will result in either four 8-bit pixels, two 16-bit pixels, one 32-bit pixel, or an 8-bit pixel with an 8-bit alpha value (pseudo 16-bit mode). The pixels act as addresses to the color table, or may bypass the table completely as described below.

Pixel information may be mixed with the output of the VU interpolator, which outputs interpolated samples derived from a reduced sample bitmap. The least significant bit of Y or LSB of U can be programmed to act as a switch between using the explicit pixel value of YUV or using the luminance portion of the pixel with the VU portion obtained from the interpolator. If the value of the LSB of Y (or U, whichever is selected) is zero, the pixel data is used. If the LSB of Y (or U) is one, the output of the VU interpolator is used. Note that if the LSB of Y is used as the switch flag, the luminance portion of the word will be only 7 bits wide.

The alpha information is also processed in this block. The alpha data may come from one of two sources: it may be explicitly coded in the pixel word, as is the case in the 32-bit/pixel and pseudo 16-bit/pixel mode, or it may be obtained by comparing the Y portion of the pixel with a preprogrammed value and outputting one preprogrammed value if they match and a different value if they do not match. This latter capability is known as Alpha Trap.

## VU Interpolation

When VU interpolation is enabled by the programmer, and when the display is in the active region, "VU data" will be fetched, as required by the interpolator (by the mechanisms discussed previously in the section titled "VBUS Code Description"). This data has the format V, V, . . . , V, U, U, . . . , U where each V or U is 8 bits, and the bytes are grouped into 32-bit double-words with the earliest in lowest order. The number, "N", of V bytes and U bytes is the same; N is programmed to be either 256 samples, or one of 32 to 192 samples in 32-byte increments.

The first V data and the first U data fetched on the first line of VU interpolation supplies the VU value for the first active pixel on that line. All the other VU pairs that are fetched define values for the grid of pixels defined below and to the right of this one by the VU expansion factor every other or every fourth horizontally and vertically. Most other VU values are filled in recursively by interpolation. Wherever there is a pixel which lies between two pixels with known

values, it is given the value of the weighted average of the known values. Values are understood to be non-negative integers. When the final value is outputted, any fractions are truncated or rounded to the closest odd integer according to the programmed value of the interpolation round flag. This process is iterated until all pixels have assigned color values. If the number of VU data samples loaded into the 82750DB is not enough to cover the active display area, then the last data sample will be replicated horizontally across the active display window.

As mentioned previously in the VBUS Control discussion, each line of VU data can be used twice by setting the Line Replicate bit in the Miscellaneous Control register. Also, each horizontal VU sample can be replicated by setting the VU Replicate bit in the Pixel Control register. This will cause the V and U pixels generated by the VU interpolator every pixel time to be used twice. This can result in an effective 8X horizontal expansion, which is useful when horizontal blanking time is at a premium. This bit affects the horizontal interpolation algorithm only, and will not affect the line loading sequence for VU during the active display.

When interpolation is turned on by the programmer (by specifying a non-zero number of samples to be fetched), VU interpolation may nevertheless be disabled for each pixel if the following conditions are met:

1. Conditional interpolation has been selected by the programmer,

AND

Either of the two user-programmed conditions:

- a. Switching on the LSB of the U bit has been selected, and the lowest-order bit of the U value fetched for the upper left pixel in the block has value zero. This allows switching to occur on a 2 x 2-pixel or 4 x 4-pixel grid, depending on the expansion mode the user has selected. The full 8 bits of Y and V are used, but the usable space of U has been decreased to 7 bits.
  - b. Switching on the LSB of the Y bit has been selected, and the low order bit of the Y value for the current pixel has a value of zero.
2. Display of fetched and interpolated VU values may also be suppressed by setting the Interpolation Output Enable bit (in the miscellaneous control register) to zero. This will allow VU data to be loaded into the VU line stores without displaying VU data. This is useful when a mid-screen transition is made between two interpolation modes, to compensate for the vertical latency of the interpolation process.

### Colormap Lookup Table (CLUT) Operation

The 82750DB contains three 256 x 8-bit color lookup tables. The color maps can be accessed separately, or may act as one large 256 x 24-bit table. The manner in which the tables are addressed is determined by the programmed bits/pixel and depends on whether the pixel is a graphics or video pixel. Also each Y, U, and V color table address can be masked. The masks can be used in all the bit/pixel modes, but are most useful with the 16-bit/pixel mode. In this mode, the mask allows the YUV values to be mapped to 8-bit values instead of 6-5-5.

Each channel (Y, U, V) has a MASK SET register and a MASK DATA register that selects the color lookup address bit to be changed and the new value of the bit, respectively. A simple mask operation on one channel is illustrated in Figure 2-8.

The CLUT address mask operation is determined by a logical equation given by:

$$\text{Result} = (\text{mask set and mask data}) | (\overline{\text{mask set}} \text{ and data byte})$$

Each bit of the Result byte is determined individually by this equation. The Result byte is then further processed in order to produce the CLUT RAM address.

For modes that require both video and graphics to pass through the color table, the table can be split into two halves: one half for graphics and the other for video pixels. By using the SPLITCLUT bit in the Miscellaneous Control register in conjunction with the LSB of Y or U, the color table address is forced to either the video table or graphics table automatically. In this case, the masking operation is still used, but the address is forced to either an even or odd entry, regardless of the results of the masking operation. The flag bit that decides between the two types of pixels automatically selects the correct portion of the CLUT table for a single channel. Note the LSB of Y or U selects the proper half of the CLUT for that single component. The SPLIT CLUT mode assures the proper half of the CLUT is used for all three components.

The color table can be bypassed completely when displaying either graphics or video, independent of the programmed bits/pixel. This is programmed by the user via the VIDEO PASS and GRAPHICS PASS bits in the Miscellaneous Control register. Table 2-3 summarizes the various modes when using the CLUT.




Figure 2-8. Mask Operation on CLUT Address

Table 2-3. CLUT Modes

Graphics Pass	Video Pass	LSB Y or U	SPLITCLUT	Colormap Address
0	X	0	0	Masked Graphics Data
1	X	0	X	Graphics Pixels Bypass CLUT
X	0	1	0	Masked Video Data
X	1	1	X	Video Pixels Bypass CLUT
0	X	0	1	Even Address Only (Graphics)
X	0	1	1	Odd Address Only (Video)
1	1	X	X	CLUT Not Used at All

When writing to the CLUT, the most significant byte of the data word corresponds to the address, and the least significant 24 bits are the YUV data (least significant to most significant, respectively). An index register is used to allow the 6-bit address to be mapped to an 8-bit number. (Refer to Chapter 4 for more information.) By resetting the 82750DA Disable bit, it is possible to make the CLUT look like the reduced entry color lookup table on the 82750DA.

The following paragraphs summarize the possible bit/pixel modes, using the LSB of Y or U switching ability and the various graphics and video bypass modes. Note that there are modes where the LSB of Y or U are not used to switch between graphics and video.

### 8-BIT/PIXEL GRAPHICS MODE

This is the graphics-only mode, in which the 8 bits are used as inputs to all three color tables. This makes the color maps look like a single, 256 x 24-bit CLUT and allows 256 unique colors from a palette of 16 million to be available at any given time. If the Graphics Pass bit is asserted, the CLUT will be bypassed and the 8-bit values of the Y, U, and V channels will be input to each channel of the converter matrix.

### 8-BIT/PIXEL VIDEO MODE

When used with subsampled VU information from the interpolator, the 8 bits are actually a luminance value. The Y portion addresses the Y color table, V the V color table, and U the U color table. By using the color table, a one-to-one mapping exists, allowing non-linear transformations to be applied to the pixel data to enhance the quality of the reconstructed image. By asserting the VIDEOPASS bit in the Miscellaneous Control register, the color table can be bypassed.

### 8-BIT/PIXEL MIXED MODE

In the 8-bit/pixel mixed mode the LSB of Y or U is used as a switch flag to change the index to the color tables. When the switch flag is set to a one, the Y value corresponds to a luminance value, and the VU values are the chrominance information ob-

tained from the VU interpolator. In this case each video component is used as an address to its corresponding CLUT as described above. When the switch flag is set to a zero, the VU values are not used and the Y value is used as the address to all color tables. These pixels are treated the same as in the 8-bit/pixel graphics mode.

In this mode the applications programmer must ensure that the proper information has been loaded into specific areas of the color maps. For example, all the video pixels will use the odd address values. By restricting the address used in the graphics and video mode, two unique maps may coexist in the tables. One map is used for non-linear transformations on video data, and the other for graphics color lookup table applications.

As illustrated above, the CLUT can be bypassed by asserting either or both of the bypass controls.

### PSEUDO 16-BIT/PIXEL GRAPHICS MODE

In the pseudo 16-bit/pixel graphics mode each 32-bit data word is made up of two, 16-bit pixel words. The 82750DB processes each 16-bit pixel word, so that the least significant 8 bits correspond to pixel information, and the most significant 8 bits are used as alpha information. The 82750DB uses the lower 8 bits as inputs to all three color tables. This makes the color maps look like a single, 256 x 24-bit color table. If the Graphics Pass bit is asserted, the CLUT will be bypassed and the 8-bit values of the Y, U, and V channels will be input to each channel of the converter matrix.

### PSEUDO 16-BIT/PIXEL VIDEO MODE

When used with subsampled VU information, the least significant 8 bits of the pixel word are actually a luminance value. The most significant 8 bits are used as alpha information. The VU information is generated by the 82750DB interpolator. Each of the color maps uses the corresponding 8-bit video component as an address. By asserting the Video Pass bit in the Miscellaneous Control register, the color table can be bypassed.

**PSEUDO 16-BIT/PIXEL MIXED MODE**

In this mode the LSB of Y or U is used as the switch flag to change the index to the color tables. When the LSB of Y or U is set to a one, the lower 8-bit value corresponds to a luminance value, and the V and U values are the chrominance information. In this case, each video component of the 82750DB is used as a colormap address as described above. When the LSB of Y or U is set to zero, the V and U values from the interpolator are not used, and the Y value is used as the address to all color tables.

**16-BIT/PIXEL GRAPHICS MODE**

The 16-bit pixel word is broken up on the 82750DB to yield 6 bits of Y, and 5 bits each of V and U. The Y bits are the least significant, and the U bits are the most significant. These values are then padded with zeros in the lower order bits, to obtain an 8-bit word for each pixel component. Each component addresses its respective CLUT. However, the Y channel may access only 64 unique locations, and 5-bit resolution for VU restricts them to 32 unique locations each. The address range may be extended by using the colormap mask registers to add 2 bits of precision in the least significant bits for Y and 3 least significant bits each for VU channels. This allows the programmer to access all the entries in the color table by reprogramming the MASK DATA and MASK SET registers during the blanking interval.

**16-BIT/PIXEL VIDEO MODE**

This mode works like the 8-bit/pixel video mode described above, except that the 82750DB has processed the information so that the Y channel contains the least significant 8 bits of the 16-bit data word. The V and U information is generated by the VU interpolator. If the SPLITCLUT mode is selected, the LSB of the address is forced to an odd entry in the three color tables.

**16-BIT/PIXEL MIXED MODE**

When the switch flag is zero, the graphics mode is selected and the inputs to the CLUT are the respective YUV data in the 6-5-5 format. These pixel values are extended by using the colormap masking regis-

ters. When the switch flag indicates the video mode, the lower 8 bits of the 16-bit pixel word and the VU values obtained from the interpolator are input to their respective CLUTs. If the SPLITCLUT mode is selected, the LSB of the address is forced to either an odd or even entry in the three color tables, depending on whether the data is video or graphics information.

**32-BIT/PIXEL GRAPHICS MODE**

Eight bits each of Y, U, and V are used as addresses to each segment of the color table. Since the size of the addressable color space is not increased, the advantage of using the color map is for special effects or gamma correction. The most significant 8 bits of the 32-bit data word are used for the alpha channel data. If the Graphics Pass bit is asserted, the CLUT will be bypassed and the 8-bit values of the Y, V, and U will be input to each channel of the converter matrix.

**32-BIT/PIXEL VIDEO MODE**

The Y channel contains the least significant 8 bits of the 32-bit data word. The U and V information is generated by the VU interpolator. The YUV channels are input to their respective color tables. The size of the addressable color space is not increased, but this can be used to take advantage of a non-linear transformation, which may aid in the decompression process. The most significant 8 bits of the data word are used for the alpha channel data.

**32-BIT/PIXEL MIXED MODE**

When the switch flag is zero, the graphics mode is selected, and the inputs to the CLUT are the respective 8 bits each of YUV data. These pixel values may be masked by using the colormap mask data and mask set registers. When the switch flag indicates the video mode, the lower 8 bits of the pixel word and the VU values obtained from the interpolator are input to their respective CLUTs. If the SPLITCLUT mode is selected, the LSB of the address is set to either an odd or even entry in the three color tables, depending on whether the data is video or graphics information. The most significant 8 bits of the data word are used for the alpha channel data.

## Y Interpolator

The Y Interpolator performs a 2X horizontal linear interpolation on each line of Y values. When Y interpolation is enabled, the internal pixel clock is twice the frequency of PIXCLK output.

**NOTE:**

*If Y interpolation is enabled, then only the integer values of pixel times greater than 1X may be used.*

The interpolation may be separately controlled for both video and graphics pixels, via the Viden and Gren bits (bits 12 and 11) of the General Control register. A video pixel is defined as one generated using VU interpolated values. A graphics pixel does not use the VU interpolator. The effects of setting the control bits, the 82750DB enable flag, and video/graphics pixel switch (V/G Switch) on the output of the interpolator are summarized in Table 2-4.

Because of the asymmetric nature of the internal pixel clock used on 82750DB, the number of T-cycles between successive Y pixels varies depending on the programmed pixel width. When enabled, there is a pipeline delay through the Y Interpolator equal to the number of T-cycles between each internal pixel clock.

When the interpolator is bypassed as described above, there is a fixed delay through this block. The V and U data are delayed by one pixel clock to allow the chroma data to line up with the luminance data. Other control signals, such as the register address byte (most significant byte of the 32-bit data word read from VRAM), the pixel clock, horizontal and vertical active displays, composite blanking, and register load enable signals are also delayed by one pixel clock in order to line up with the YUV data. The programmer must ensure that the active display timing is programmed to take the appropriate delay through the Y Interpolator into account.

**Table 2-4. Control Bit Settings and Resulting Interpolator Output**

82750DB Enable	Viden	Gren	V/G Switch	Result
0	X	X	X	Interpolator Bypassed
1	0	0	X	Interpolator Bypassed
1	0	1	0	Interpolate Graphics Pixel
1	0	1	1	Do Not Interpolate Video Pixel
1	1	0	1	Interpolate Video Pixel
1	1	0	0	Do Not Interpolate Graphics Pixel
1	1	1	X	Interpolate Both Video and Graphics Pixels



## Cursor

Hardware support for a 16 x 16-pixel cursor has been included on the 82750DB. The cursor is capable of providing sharp color transitions, when using subsampled VU bitmaps. Software intervention is minimized, leaving the host with more processing cycles to perform other operations.

Under normal operation, the XY starting display position of the cursor is loaded into the Cursor Control register during a 82750DB register load. On the display line corresponding to the Y start position, the

cursor is displayed when the X starting position (specified in T-cycles) is reached. On the following 15 lines, the cursor will be displayed at this X position every line, for both interlaced and non-interlaced displays.

A normal 82750DB register transfer is used to load the entire 16 x 16 x 2 bits (16 words of 32 bits each) of cursor data. During this register transfer, the cursor data is distinguished from normal register data by placing the Cursor Control register immediately before the 16 words of cursor data. When the 82750DB loads the Cursor Control register, it will interpret the next sixteen 32-bit words of register data as the cursor bitmap, and will disable the other registers on the 82750DB from decoding the address field of the 32-bit data word. (The checksum of the 82750DB register data is not performed during the loading of the cursor bitmap data.) The cursor bitmap will be loaded a line at a time, starting at line zero and continuing in sequential order to line 15. Each line in the cursor map actually contains sixteen 2-bit cursor pixels, with the two least significant bits corresponding to the first cursor pixel in that line, and the two most significant bits corresponding to the 16th cursor pixel on that line. Each 2-bit pixel may select one of the three Cursor Color registers or transparency, according to the format indicated in Table 2-5.

**Table 2-5. Cursor Color Registers**

Cursor Pixel	Output
00	Transparency (Cursor Pixel Not Displayed)
01	Cursor Color Register 1
10	Cursor Color Register 2
11	Cursor Color Register 3

Three 24-bit color registers that hold the color information for the cursor may be written to at any time during the register load. The cursor may be loaded any time during the blanking intervals of the display. For displays that do not program the cursor during the display, the cursor bitmap may be loaded during the vertical blanking interval.

When the T-cycle count equals the value programmed into the X start position of the Cursor Control register, the first cursor pixel can be displayed.

Each 2-bit cursor pixel will select one of the three Cursor Color registers or transparency. The 24-bit output of one of the three color registers (or the actual display pixel data if transparency is used) is input to the YUV converter.

The cursor bitmap length is 16 lines, and the width is 16 pixels. Although the length of the cursor may be changed dynamically by chaining register loads to update the cursor map, the size of the cursor is dependent on the type of display. For interlaced displays, each line of cursor data will appear on the same line of each field. This results in a cursor of 16 x 32 pixels. For non-interlaced displays, the same line of cursor information will appear on the same line every field. The cursor in this case will be 16 x 16 pixels. The size of the cursor may be doubled independently in the horizontal and/or vertical direction by setting the 2X Horizontal Cursor or 2X Vertical Cursor bit in the General Control register. In this case, no new data is loaded into the cursor map; the data is just replicated in the corresponding dimension. Table 2-6 summarizes some of the possible cursor sizes. Note that by loading the cursor bitmap with different data at the start of every field, cursor sizes not listed below may be achieved.

**Table 2-6. Cursor Sizes**

2X Horiz. Cursor	2X Vert. Cursor	Display	Cursor Size (in Pixels)
Off	Off	Interlaced	16 x 32
On	Off	Interlaced	32 x 32
Off	On	Interlaced	16 x 64
On	On	Interlaced	32 x 64
Off	Off	Non-Interlaced	16 x 16
On	Off	Non-Interlaced	32 x 16
Off	On	Non-Interlaced	16 x 32
On	On	Non-Interlaced	32 x 32

There is a complex relationship between the cursor and the pixel data especially when using non-integral divisors of the pixel clocks. Since the pixel data output from the 82750DB pixel path always changes coincident with the rising edge of the clock, the cursor start position must be positioned on the rising edge of any period of the pixel clock. The programmer must enforce the corresponding restrictions on the start and stop position of the cursor.



## YUV to RGB Converter

The following equations give the theoretical relationship between analog RGB components, R, G, B, and analog YUV components, Y, U, V.

$$Y = 0.298822 R + 0.586816 G + 0.114363 B \quad (1a)$$

$$V = R - Y = 0.701178 R - 0.586816 G - 0.114363 B \quad (1b)$$

$$U = B - Y = -0.298822 R - 0.586816 G + 0.885637 B \quad (1c)$$

where:  $0.0 < G, R, B < 1.0$

$$0.0 < Y < 1.0$$

$$-0.701 < V < +0.701$$

$$-0.886 < U < -0.886$$

Solving for G, R, B, we can obtain the inverse relationship:

$$G = Y - 0.509228 V - 0.194888 U \quad (2a)$$

$$R = Y + V \quad (2b)$$

$$B = Y + U \quad (2c)$$

where:  $0.0 < G, R, B < 1.0$

$$0.0 < Y < 1.0$$

$$-0.701 < V < +0.701$$

$$-0.886 < U < +0.886$$

The luminance channel for the YUV inputs is presumed to swing between 0.0V and 1.0V. However, the chroma components do not and need to be normalized to a 0V to 1V range. The offset binary encoding used to obtain unsigned numbers must also be accounted for. This encoding should center the V and U inputs at the midpoint of the voltage range. The equations for the normalized version of Y, V, and U (Y', V', and U' respectively) are:

$$Y' = Y \quad (3a)$$

$$V' = \frac{0.5V}{0.701} + 0.5 \quad (3b)$$

$$U' = \frac{0.5U}{0.886} + 0.5 \quad (3c)$$

where:  $0.0 < Y', V', U' < 1.0$

$$0.0 < Y < 1.0$$

$$-0.701 < V < +0.701$$

$$-0.886 < U < +0.886$$

When converting the normalized analog values Y', V', U' to digital y, v, u values, the D.C. offset and conversion ranges are compatible with the CCIR 601 standard for digital video. The ranges for the components and the corresponding Digital to Analog equivalent equations are given below:

$$y = (235 - 16) Y' + 16 \quad (4a)$$

where:  $16 < y < 235$

$$v = (240 - 16) V' + 16 \quad (4b)$$

where:  $16 < v < 240$

$$u = (240 - 16) U' + 16 \quad (4c)$$

where:  $16 < u < 240$

Substituting the normalized analog voltages of Equation 3 into Equation 4, we obtain the digital version of the input data, used in the DVI® Technology system:

$$y = (219) Y + 16 \quad (5a)$$

$$v = \frac{112V}{0.701} + 128 \quad (5b)$$

$$u = \frac{112U}{0.886} + 128 \quad (5c)$$

where:  $0.0 < Y < 1.0$

$$-0.886 < U < 0.886$$

$$-0.701 < V < 0.701$$

$$16 < y < 235$$

$$16 < v, u < 240$$

By solving equations 5 for Y, U, V, and substituting into Equation 2, we get the relationship between analog R, G, B and the digital DVI y, u, v data:

$$G = 0.004566 y - 0.003187 v - 0.001541 u + 0.532242 \quad (6a)$$

$$R = 0.004566 y + 0.006259 v - 0.874202 \quad (6b)$$

$$B = 0.004566 y + 0.007911 u - 1.085631 \quad (6c)$$

where:  $0.0 < R, G, B < 1.0$

$$16 < y < 235$$

$$16 < v, u < 240$$

1

If the inputs of the Digital to Analog Converter are scaled to accommodate the nominal input range of 0 to 219, we obtain the following relationship between the inputs to the DVI Technology system, (y, v, u) and inputs to the Digital to Analog Converters (r, g, b). Note that all out of range RGB values (> 255 or < 0 due to excursions in the inputs) are clipped to 255 or 0.

$$g = y - 0.698001 v - 0.337633 u + 116.56116 \quad (7a)$$

$$r = y + 1.370705 v - 191.45029 \quad (7b)$$

$$b = y + 1.732446 u - 237.75314 \quad (7c)$$

where:  $16 < y < 235$

$$16 < v, u < 240$$

$$0 < g, r, b < 255$$

By substitution of Equation 5 into Equation 1, and by converting G, R, and B to digital values, we can obtain the inverse relationship of Equation 7:

$$y = +0.298822 r + 0.586816 g + 0.114363 b + 16 \quad (8a)$$

$$u = -0.172486 r - 0.338721 g + 0.511206 b + 128 \quad (8b)$$

$$v = +0.511545 r - 0.428112 g - 0.083434 b + 128 \quad (8c)$$

where:  $16 < y < 235$

$$16 < v, u < 240$$

$$0 < g, r, b < 255$$

## Output Equalization

The units on the 82750DB process the pixel information at the operating frequency of the chip. If the output pixel rate is not equal to the maximum frequency, the units have null states during which processing is suspended. This type of operation is necessary on the 82750DB because of the large amount of pipelining. Table 2-7 gives the pattern of T-cycles on the 82750DB during which processing is active, according to the programming shown in Table 4-2.

The pixel information must be output at a rate that is some sub-multiple of the operating frequency. The divisor is programmed by the user, and may be from 1 to 12 times slower than the period of FREQIN, in increments of  $\frac{1}{2}$ . Divisors of 13 and 14 are also programmable. Because non-integral divisors are used, it is necessary for the 82750DB to output different information on both phases of FREQIN. This is illustrated in Figure 2-9, which uses a 2.5 divisor for the clock. Notice that the pixel clock output (PIXCLK)

transitions fall alternately on the active and inactive phase of the input frequency, while the internal pixel clock transitions always occur on the active phase. Also note that PIXCLK does not have a 50% duty cycle.

The equalizing logic derives a clock that has a period equal to the programmed pixel rate, providing an edge to sample the output information. This allows the Digital to Analog Converter to directly sample the output of the pixel data path before performing the analog conversion.

**Table 2-7. 82750DB Active T-Cycle Patterns**

Pixel Time (T-Cycles)	Pattern Of Internal Pixel Clock
1	Always On
1.5	1 On/1 On/1 Off
2	1 On/1 Off
2.5	1 On/1 Off/1 On/2 Off
3	1 On/2 Off
3.5	1 On/2 Off/1 On/3 Off
4	1 On/3 Off
4.5	1 On/3 Off/1 On/4 Off
5	1 On/4 Off
5.5	1 On/4 Off/1 On/5 Off
6	1 On/5 Off
6.5	1 On/5 Off/1 On/6 Off
7	1 On/6 Off
7.5	1 On/6 Off/1 On/7 Off
8	1 On/7 Off
8.5	1 On/7 Off/1 On/8 Off
9	1 On/8 Off
9.5	1 On/8 Off/1 On/9 Off
10	1 On/9 Off
10.5	1 On/9 Off/1 On/10 Off
11	1 On/10 Off
11.5	1 On/10 Off/1 On/11 Off
12	1 On/11 Off
13	1 On/12 Off
14	1 On/13 Off




Figure 2-9. Divide by 2.5 Pixel Clock

1

**Digital to Analog Converters**

The Digital to Analog Converters (DACs) take three channels of video information output from the pixel data path, converting it from 8-bit digital values to analog voltage levels typically between 0V and 1V. The conversion is monotonic, and a pixel clock is used to derive a two-phase clock internal to the DAC. The data is sampled from the output of either the pixel path, or the YUV to RGB matrix on the rising edge of the internal active phase of this clock. The DISDAC input pin can be asserted to disable the analog outputs and place them into a high-impedance state.

The analog outputs of the triple DAC are referenced to an external current source, which must be connected to the IREFIN pin. All the analog outputs are scaled by this current reference. The value of the analog output full scale is as follows:

$$I_{fs} = I_{ref} \cdot \frac{255}{18.5}$$

where:  $I_{ref}$  is the magnitude of the reference current.

The output voltage generated at full scale is:

$$V_{fs} = I_{fs} \cdot R_{ext}$$

$R_{ext}$  is the load resistance value.

A typical output load for the analog outputs (RV, BU, GY) is 100Ω. The speed of the DAC analog output rise and fall times is determined by the time constant:

$$R_{ext} \cdot (C_{ext} + C_{out})$$

where:  $C_{ext}$  is the external capacitance applied and  $C_{out}$  is the intrinsic capacitance of an analog output.

For high performance the objective would be to minimize  $R_{ext}$  and  $C_{ext}$ . The voltage  $V_{outfs}$  can be determined by any combination of  $I_{fs}$  and  $R_{ext}$ , but must not exceed 1.5V. In addition,  $I_{fs}$  must not exceed 14.7 mA. The analog outputs must go through an external buffer to drive doubly-terminated 75Ω coax line.

Table 2-8 lists pins which are used to configure the triple DAC.

Table 2-8. Digital To Analog Converter Pins

Signal	Description
IREFIN	Analog Current Reference. Must Be Decoupled to AVCC.
VGCS	Internal Voltage Reference. Must Be Decoupled to AVCC.
AVCC	Analog Power
AVSS	Analog Ground
GY, RV, BU	Analog Pixel Outputs
DISDIG	Disable Digital Outputs
DISDAC	Disable Analog Outputs

**NOTE:**

*The digital video outputs must be disabled by setting DISDIG high whenever the analog outputs are used. Otherwise the AC and DC characteristics of the DAC are not guaranteed.*

### 3.0 HARDWARE INTERFACE

#### 82750DB Reset Operation

Upon power-up, the 82750DB is in an indeterminate state and must be reset. The RESETB# signal asserted by the host processor is sampled on the rising edge of FREQIN. The 82750DB will enter the reset state a maximum of four cycles after RESETB# is sampled. The 82750DB will request the 82750PB to generate VRAM refresh cycles by asserting a REFRESH code on the VBUS for 16 T-cycles. This code is repeated every 256 T-cycles, until RESETB# is negated.

#### NOTE:

*The RESETB# input is an edge-triggered input. After power-up, the host processor must set the RESETB# input low for a minimum of ten T-cycles in order to reset the 82750DB. The host must then set the RESETB# input high to start normal operation.*

When the RESETB# input is released, a Start of Vertical Field command (VODD) is sent for 16 T-cycles to the 82750PB via the VBUS. This code is immediately followed by a Register Transfer Request command (REGX) that is held for 256 T-cycles. This 256 T-cycle wait assures that the 82750PB has ample time to honor the 82750DB register transfer request. The register data is then read into the 82750DB from the serial port of the VRAMs at a rate that is equal to  $\frac{1}{3}$  of the operating frequency. If the register transfer does not terminate after 256 T-cycles, the 82750DB will automatically stop the transfer, send an 82750DBSD code to the 82750PB, and re-enter the reset state.

During this register transfer, and on all subsequent register transfers (programmed or automatic), the 82750DB performs a vertical checksum on the register data. The last 32-bit word read in during a register transfer is the user-generated checksum of that register data. If the 82750DB-generated checksum error does not match the user-generated checksum, the 82750DB sends a SHUTDOWN code to the 82750PB via the VBUS, and will automatically re-enter the reset state. The 82750DB will remain in the reset state until the RESETB# input is toggled by the host processor. Any VRAM requests or control signals programmed to occur during this time will be ignored.

Normal programmed operations start after the first successful register load. Frame timing will start at

the beginning of a horizontal line and at the beginning of the first field sometimes referred to as line 1 of field 1. There will not be a horizontal sync pulse on the first line after reset, but HSYNC will be generated on every line thereafter. All horizontal and vertical programming parameters as well as scheduling of any transfer requests and control information to be sent on the VBUS must be set up by the user during the first register load. Included in the control information are parameters for the 82750PB to refresh the VRAM. Refresh must occur on every line. This requires that the line rate of the 82750DB must be at least 4 kHz to guarantee that enough refresh cycles are generated. Additional register transfers (up to one per line) may be programmed to occur on any line during the field. As a result of this transfer display characteristics and programming parameters may be changed.

After the first field automatic register transfers will occur on the second line of each subsequent field. Note that all register transfers will occur at  $\frac{1}{3}$  of the operating frequency of the 82750DB, unless the 1X or  $\frac{1}{2}X$  SCLK mode has been programmed by the user.

Throughout the reset process, the states of all outputs become valid at various times. Specifically, after being held low for at least 10 T-cycles, RESETB# must transition to a high state in order to initiate normal operation. By the time RESETB# reaches this low to high transition, the states of SCLK[1:0], VBUS[3:0], HSYNC, VSYNC, CSYNC, and FCO are valid. Ten T-cycles following RESETB#'s transition from low to high, the states of BG, CB, ACTDIS, PIXCLK, DGY[7:0], DRV[7:0], and DBU[7:0] become valid. ALPHA[7:0] and BPP[1:0] signals reach a valid state 10 T-cycles following the completion of the first register load following reset.

#### Input/Output Transformation

In general, the control outputs, including the sync signals, are delayed by pipelining effects from their corresponding inputs. If the output sync signals are taken as the time base, the first pixel in a line is actually fetched by an SCLK that is up to 19 T-cycles before its corresponding PIXCLK. Some later pixels may be delayed by an additional number of T-cycles, depending upon bits/pixels, pixel timing, and whether Y interpolation is enabled.

Outside of the active display region and before the blanking output is asserted, border pixels are output. Where the blanking region has been entered and the display is not active, the output is the value contained in the Blanking Color register.

Pixel handling in the active region is defined by three parameters:

1. The bits/pixel parameter.
2. Whether VU interpolation is in effect or not.
3. If the 82750DB Enable bit has been selected.

VU interpolation is in effect for a given pixel if:

1. The VU interpolator is turned on (VU sample load set to non-zero load value),

**AND**

2. VU interpolation display is permitted (VU interpolation display operations bit equals 1),

**AND**

3. One of the two following conditions is met:
  - a. Either the interpolation is unconditional,

**OR**

  - b. The controlling Y or the controlling U sample for this pixel has a least significant bit of 1.

The value of the alpha output may come from one of the following three sources:

1. It may be explicitly coded into the pixel data (32-bit/pixel and pseudo 16-bit/pixel with Alpha modes only).
2. It may be output from one of two programmable registers, Alpha0 and Alpha1.
3. During the portion of the display when the border is active, the 8 most significant bits of the Border Alpha register may be output.

Table 3-1 illustrates how the Alpha outputs are selected.

**Table 3-1. Selecting Alpha Outputs**

Alpha Enable	Alpha Trap Select	Alpha Output
0	X	Alpha0 Register
1	0	Alpha0 Register (8, 16 bpp)
1	0	MS Byte of Pixel (32, Pseudo 16 bpp)
1	1	Trap Match = 0, Alpha0 Register
1	1	Trap Match = 1, Alpha1 Register

## Genlocking on the 82750DB

The genlocking algorithm on the 82750DB uses horizontal and vertical resets, HRESET # and VRESET #, obtained from an external device. When the Genlock bit in the Miscellaneous Control register is off, the 82750DB will ignore all signals present on its HRESET # and VRESET # inputs. The 82750DB will resync itself when the programmed end of line count is received. This allows the user to turn off genlock without having to worry about the state of the input video.

When the Genlock bit is set to one, the 82750DB will use the external resets to reset its internal horizontal and vertical sync counters. In this case, the width of the active line is determined by the HRESET # signal, and the length of the field is governed by VRESET #. The programmed values for these registers will be ignored. As shown in Figure 3-1, when asserted VRESET # and HRESET # are effected just after the third falling edge of FREQIN. VRESET # has no effect on the 82750DB if the first half of the first line of an odd field or the second (and only) half of the first line of an even field is already in progress. HRESET # has no effect on the 82750DB if it occurs during the programmed first half of the line. The user may decrease the effect of jitter by reducing the "window" during which the vertical reset signal is supposed to occur. This can be done by scheduling a register load to occur after the vertical active display time has ended, thereby decreasing the programmable horizontal active window to a size acceptable for the video source. When VRESET # is received during this reduced, programmed horizontal active window, the 82750DB is reset to an even vertical field. When VRESET # occurs at any other time in the horizontal scan line, the 82750DB is set to an odd field.






Figure 3-1. Horizontal and Vertical Reset Timing

### Digitizing Images with the 82750DB

Digitizing is enabled by setting the Digitize Enable bit in the Miscellaneous Control register. Note that enabling the digitize mode does not automatically enable genlocking. The Genlock bit must be set separately if it is required. When digitizing, the 82750DB is used to shift digitized data into the VRAM shift registers, and then transfer this data into the VRAM array.

The 82750DB also provides an external "digitizer window" signal, FCO. This signal defines the vertical active region that the digitizer enabled. Typically, the user sets up the display parameters to reflect the "window" of the display to be digitized. The horizontal and vertical active window size can be selected by programming the Active Start and Stop registers. FCO is derived from the Vertical Start and Stop registers, and is used to enable the digitizer to drive the VRAM bus. During the programmed vertical blanking interval the FCO signal will be negated, and therefore, the digitizer is prohibited from driving the VRAM bus. This will allow data to be read from the VRAM serial data bus during the automatic register transfer that is performed at the start of the field. Note that it will still be possible to program the 82750DB to digitize during the vertical blanking interval, in order, for example, to capture time codes from a VCR.

When capturing and displaying NTSC data during the horizontal blanking interval of the first display line, a WRDIGINP command is sent on the VBUS to the 82750PB. (Refer to Figure 3-2.) Recall that there is a 5-line vertical pipeline delay through the 82750DB. If the first display line is programmed to be  $n$ , the first display line will occur at  $n + 5$ . Similarly, if the last line is programmed to be  $m$ , then the last display will be line  $m + 5$ . The WRDIGINP VBUS code causes a dummy write transfer cycle that places the VRAMs in the write mode. The 82750PB then sets the bitmap pointers to the first line's address (L0). This code is immediately followed by another WRDIGINP command that causes the 82750PB to perform a write transfer cycle at the L0 address. Since no digitized data has been read in, invalid data is loaded into row L0 of the VRAM array.

During the active display of the first display line, the 82750DB provides shift clocks at the programmed pixel rate. The digitized data is shifted into the VRAMs while the user-programmed horizontal active window is active. During the horizontal blanking interval of the next line, the 82750DB sends a WRDIGI code to the 82750PB, thereby transferring the L0 data from the shift register to the VRAM array at the L0 address. The 82750PB performs a pitch calculation, pointing it to the L1 row. After the WRDIGI




Figure 3-2. Digitizing Example

transfer has finished, the 82750DB issues a WRDIGINP command to the 82750PB that performs a write transfer cycle at L1 address. This will write the L0 data into the L1 address. The next line the L1 row will be written over with L1 data. This same procedure continues for the entire active display, until the last active line is reached ( $m + 5$ ). A final pair of WRDIGI and WRDIGINP codes are sent to the 82750PB to load in the last line of data. At the start of horizontal sync of the next line, the FCO signal will be negated.

The purpose of the WRDIGINP may not be apparent at first glance. This signal ensures that the correct data is written into the last selected VRAM address. This is necessary when crossing the physical boundaries of VRAM memory.

When the 82750DB is genlocked, the digitizing device must also provide the HRESET# and VRESET# signals. The device must ensure that VRESET# is never asserted during the start of the line. This allows a register transfer (which shortens the active display and is required for digitizing) to complete before the start of a field register transfer.

The vertical sync pulses are buffered, so the start of the field transfer request can be honored immediately after the previous transfer request is finished.

Also, captured NTSC data may be displayed on a VGA-type monitor. This requires the 82750DB to operate at a VGA frequency (approximately 31.5 kHz), which is twice that of NTSC. Each line of captured NTSC data is read into the 82750DB twice. Setting the line replicate bit makes doubling of memory unnecessary. Figure 3-3 illustrates how the 82750DB operates in such a mode. The Line Replicate, Digitizer, and Genlock bits in the Miscellaneous Control register are assumed to be set to one. During the HBI of the first display line, a dummy write transfer cycle (WRDIGINP) places the VRAMs in the write mode. The 82750PB then sets the bitmap pointers to the first line's address (L0). This code is immediately followed by a WRDIGINP command, causing the 82750PB to perform a write transfer cycle at the L0 address. Since no digitized data has been read in, unknown values are loaded into row L0 of the VRAM array.

1




Figure 3-3. Digitizing Example with Line Replicate

At the end of the first line the 82750DB sends two WRDIGINP codes to the 82750PB, thereby transferring the L0 data from the shift register to the VRAM array at the L0 address. The 82750PB does not perform a pitch calculation, so the pointer remains at the address for L0. After the second display line (which has the same data as the first line), a WRDIGI code is sent to the 82750PB that writes the L0 data to the L0 address and updates the bitmap pointer to L1. The WRDIGINP signal immediately following this selects the L1 address. After the third line of data, two WRDIGINP codes that select

the L1 address are sent. After the fourth line, (which has the same data as the third line) a write operation is performed to load L1 data into the L1 address, and the 82750PB pointer is updated to address L2. A WRDIGINP code is sent to select the L2 address. This same procedure continues for the entire active display, until the last active line is reached ( $m + 5$ ). A final pair of WRDIGI and WRDIGINP or two WRDIGINP codes are set to the 82750PB to load in the last line of data. At the start of horizontal sync of the next line, the FCO signal will be negated.



## 4.0 PROGRAMMING THE 82750DB

### Overview

All registers are loaded by the issuance of a REGX command from the 82750DB to the 82750PB over the VBUS. This causes the 82750PB to load a sequence of register values into the VRAM serial output registers from an address designated by a 82750DB register pointer. After the request is granted, a new 82750DB register word is read in with each SCLK. Each 32-bit word consists of a register address in the high byte and register values in the rest of the word. The sequence is terminated by a stop code that corresponds to the address byte being equal to 0xff. A variable number of 32-bit words can be loaded. During reset, if a stop bit is not found within 256 T-cycles, the register transfer is terminated, a SHUTDOWN code is asserted on the VBUS, and the 82750DB returns to the reset state. All transfer requests are terminated at the start of a new field. This ensures that non-terminating register transfers caused by bad register data will be halted.

During this register transfer, and on all subsequent register transfers (programmed or automatic), the 82750DB performs a vertical checksum on the register data. The last 32-bit word read in during a register transfer is the user-generated checksum of that register data. If the 82750DB-generated checksum error does not match the user-generated checksum, the 82750DB sends out a SHUTDOWN code to the 82750PB via the VBUS, and will automatically re-enter the reset state.

### Pipeline Delay through the 82750DB

The actual horizontal pipeline delay through the 82750DB is dependent on processing elements used to generate the output. If Y interpolation is not used, the pipeline delay is:

$$\text{Horiz. Active Pipeline Delay} = 16 \text{ cycles} + \text{SCLK Transfer Timing Delay}$$

Here the SCLK Transfer Timing Delay is 1 for 1X, 2 for 1/2X, and 3 for 1/3X.

If Y interpolation is used, the pipeline delay is:

$$\text{Horiz. Pipeline Delay} = 16 \text{ cycles} + \text{SCLK Transfer Timing Delay} + \text{Integer (Pixel Time)}$$

The integer (Pixel Time) is simply the integer value of the programmed pixel time. The horizontal pipeline delay for blanking differs from that of active. When y-interpolation is on or off, the pipeline delay for horizontal blanking is:

$$\text{Horiz. Blanking Pipeline Delay} = 10 \text{ cycles} + \text{SCLK Transfer Timing Delay}$$

The horizontal sync pipeline delay is always equal to 0 cycles.

Thus all horizontal parameters, (e.g., horizontal blanking start, active stop) must be programmed to account for the total horizontal pipeline delay. The vertical blanking and vertical sync pipeline delay are always equal to 0 lines. All vertical parameters must be programmed so that this delay is taken into account.

1

## PROGRAMMING CONSIDERATIONS

The user must ensure that the 82750DB is programmed correctly. Illegal or illogical combinations of display parameters are not corrected in hardware, and may cause the 82750DB to output erroneous display or timing information. The following list highlights some basic guidelines to follow when programming the 82750DB.

1. The maximum rate that data may be read into the 82750DB is determined by the type of memory used. This in turn effects the maximum rate and depth of data that can be displayed. If 32 bits of data can only be read into the 82750DB every two clock cycles, only 16 bits of data may be displayed every clock cycle. The programmer should match the transfer rate (1X, 1/2X, or 1/3X) with the memory speed, and the display pixel rate with the pixel depth and memory bandwidth.
2. Blanking intervals of the display are defined by the non-active programmed time. During this portion of the display, programmed transfers take place. If a transfer does not complete before the start of the active display, it is terminated, and active display data is shifted into the 82750DB at the programmed rate. During horizontal blanking intervals, the user should allow enough time for all programmed register, colormap, and VU data transfers to complete.
3. When digitizing (capturing) images, no other bit-map transfers (e.g., REGX,VU) should be scheduled to occur during the active portion of the field.
4. Active start and stop times should not be programmed to overlap the blanking stop and start times, taking the pipeline delay through the 82750DB into account.
5. Programming the Y interpolation to occur in a non-integral pixel width will cause the Y channel to output incorrect data.

## CURSOR REGISTERS

The following registers are used to program the characteristics of the on-chip cursor.

## Cursor Position Update Register 0x5b

31	24	23	12	11	0
0 1 0 1 1 0 1 1		Vertical Position		Horizontal Position	

- Horizontal Position in units of T-cycles
- Vertical Position in units of full lines

This register gives the horizontal and vertical position of the cursor. The cursor will extend 16-pixel periods, starting at the prescribed horizontal position, for the next 16 lines. (Or 32-pixel periods for 32 lines if the 2X Cursor Mode bits in the General Control register are set to one.)

1-96

## Cursor Control Register

0x5a

31	24	23	12	11	0
0 1 0 1 1 0 1 0		Vertical Position		Horizontal Position	

- Horizontal Position in units of T-cycles
- Vertical Position in units of full lines

This register also gives the horizontal and vertical position of the cursor. The cursor will extend 16-pixel periods, starting at the prescribed horizontal position, for the next 16 lines. (Or 32-pixel periods for 32 lines if the 2X Cursor Mode bits in the General Control register are set to one.) Receipt of this address also causes the 82750DB to interpret the next sixteen 32-bit words of register data as the 16 x 16 x 2-bit cursor map. This will cause the register address decoding logic internal to the 82750DB to be disabled, and the next 16 words of information will be loaded into the Cursor table. Each 32-bit word will be interpreted as a line (16 pixels) of cursor data, with the two least significant bits corresponding to the first cursor pixel to be displayed.

## Cursor Color 3

0x59

31	24	23	16	15	8	7	0
0 1 0 1 1 0 0 1		Blue/U Color		Red/V Color		Green/Y Color	

If the cursor is enabled and the 24 bits of data in this register are selected, the data will be sent directly to the YUV conversion matrix during active display. The bits should be programmed as RGB values when the YUV to RGB matrix is not being used.

## Cursor Color 2

0x58

31	24	23	16	15	8	7	0
0 1 0 1 1 0 0 0		Blue/U Color		Red/V Color		Green/Y Color	

If the cursor is enabled and the 24 bits of data in this register are selected, the data will be sent directly to the YUV conversion matrix during active display. The bits should be programmed as RGB values when the YUV to RGB matrix is not being used.

## Cursor Color 1

0x57

31	24	23	16	15	8	7	0
0 1 0 1 0 1 1 1		Blue/U Color		Red/V Color		Green/Y Color	

If the cursor is enabled and the 24 bits of data in this register are selected, the data will be sent directly to the YUV conversion matrix during active display. The bits should be programmed as RGB values when the YUV to RGB matrix is not being used.

**DISPLAY TIMING REGISTERS**

Each register has two, 12-bit components, listed with least significant bits first, followed by the 12 most significant bits. Horizontal timing is measured in units of T-cycles (periods of the master clock) from the start of horizontal sync. The register content defines the number of T-cycles that elapse before the event controlled by this register takes place. The exception to this rule is the base counter, which specifies the number of T-cycles/half line. Zero is not an allowable value; use the total number of T-cycles per half line or full line instead. Unused bits should be zero. Sync signals are RESET to initial values as specified for each; "start" means to set to 1, and "stop" means to be reset to zero.

**Base Counter 0x56**

31	24	23	12	11	0
0 1 0 1 0 1 1 0	# of Lines/Field		# of T-Cycles/Half Lines		

- T-cycles/Hal Line in units of T-cycles (Periods of the master Clock)
- Half Lines/Field in units of half lines

As defined by NTSC standards, vertical timing can be measured from the start of a field in one of two ways: either in units of half lines, or in units of full lines. When programmed for an interlaced display, (i.e., an odd number of half lines per field) the start of a field coincides with the start of a line on odd fields and with the midpoint of a line on even fields. In the latter case, for an event that is programmed in full lines, the first half line is ignored, and counting begins with the first full line. With this interpretation, the register content defines the number of half or full lines that elapse before the event controlled by this register takes place. The same may be said for the horizontal component, which is defined by the number of T-cycles/half line. The hardware does not look for, nor correct illogical combinations of register settings. The monitor should be protected from damage with external circuitry when debugging is in progress.

All of the internal timing is derived from comparing the programmed values with the values of this register. The horizontal base counter is programmed using the least significant 12 bits. In this case the values loaded into this register should be one less than the desired value. Bits 23 through 12 are used to specify the number of half lines per field.

**Sync Stops 0x55**

31	24	23	12	11	0
0 1 0 1 0 1 0 1	VSYNC Stop		HSYNC Stop		

- HSYNC Stop in units of T-cycles
- VSYNC Stop in units of half lines

**Sync Starts 0x54**

31	24	23	12	11	0
0 1 0 1 0 1 0 0	VSYNC Start		HSYNC Start		

- HSYNC Start in units of T-cycles
- VSYNC Start in units of half lines

The Sync Stops and Sync Starts registers are used in conjunction with one another to specify the start and stop locations of the horizontal sync, HSYNC, and vertical sync, VSYNC, output signals. VSYNC may be programmed to start and stop at any time during a given field as defined on a half-line interval. Bits 23 through 12 in the Sync Starts and Sync Stops registers are used to define the start and stop times for VSYNC, respectively. Similarly, HSYNC may be programmed to start and stop at any line position as defined in units of T-cycles. Bits 11 through 0 in the Sync Starts and Sync Stops registers are used to define the start and stop positions for HSYNC, respectively.

The horizontal component of the Sync Stops register also affects the composite sync, of CSYNC output. In this case, the CSYNC output will be the same as the HSYNC output, except during the vertical sync and equalization interval. In the latter case, the CSYNC output is determined by the Serration and Equalization registers.

**Blanking Stops 0x53**

31	24	23	12	11	0
0 1 0 1 0 0 1 1	Vertical Blank Stop		Horizontal Blank Stop		

- HB Stop in units of T-cycles
- VB Stop in units of half lines

The Blanking Start and Stop registers control the composite blanking output (CB). The horizontal blanking start and stop position, in units of T-cycles, can be specified to occur at any time during the line. By the same token, the vertical blanking start and stop positions can be programmed to occur at any half-line interval.



The CB output combines both the horizontal and vertical blanking pulses programmed using these two registers. This information is independent from the HSYNC, VSYNC, and CSYNC outputs, so the user must specify the proper blanking intervals for the monitor that is being used. If the programmer specifies the blanking period to end before the active line starts, or start after the active line has ended, the border color is output. Due to internal pipeline delays on the 82750DB, the values should be one less than desired for VB Start and Stop. For HB Start and Stop subtract the total horizontal pipeline delay.

**Blanking Starts 0x52**

31	24   23	12   11	0
0 1 0 1 0 0 1 0	Vertical Blank Start	Horizontal Blank Start	

- HB Start in units of T-cycles      Resets to 1
- VB Start in units of half lines      Resets to 1


Program values one less than desired for VB Start and Stop. For horizontal blanking start, load numbers less than the total horizontal pipeline delay.

**Serration Start 0x51**

31	24   23	12   11	0
0 1 0 1 0 0 0 1	Not Used	Serration Start	

- SER Start in units of T-cycles      Resets to 0
- (not used)

The vertical component of the CSYNC (composite sync) signal is made up of two types of pulses: equalization and serration pulses. The window during which the serration pulses are active, is determined by the VSYNC start and stop positions, as shown in Figure 4-1. When vertical sync (VSYNC) is active, in this case on line 3, the first serration pulse is output on the CSYNC signal. This pulse will start at the T-cycle count specified in Bits 11 to 0 of the Serration Start register. The pulse will end when the half-line count specified in the Base Counter register has been reached. This pulse will be repeated for every half line that the VSYNC output is programmed to be active, regardless of the position in the field. In Figure 4-1, this continues until half line 12, or line 6.



**Figure 4-1. Programming the Video Sync Outputs**

240855-16

**Equalization Parameters 0x50**

31	24 23	12 11	0
0 1 0 1 0 0 0 0		Vertical Equalization Stop	Horizontal Equalization Stop

- EQH Stop in units of T-cycles      Resets to 1
- EQV Stop in units of half lines      Resets to 1

During the vertical equalizing period, which starts at field-beginning, an equalization pulse is output on the CSYNC signal at the beginning of each half line, as shown in Figure 4-1. The width of this equalization pulse is determined by the value in bits 11 to 0 of this register. The half line on which these pulses are to stop is programmed in bits 23 through 12 of this register. If VSYNC is programmed to occur during the equalization interval (as it is for NTSC type displays), the serration pulses are output on the CSYNC signal.

**Active Region Stops 0x4f**

31	24 23	12 11	0
0 1 0 0 1 1 1 1		Vertical Active Stop	Horizontal Active Stop

- Actdis Stop in units of T-cycles
- Vertical Stop in units of full lines

The active region window, during which pixels to be displayed are fetched from VRAM, is defined by the Active Region Start and Stop registers. The first display line is actually five lines after the line indicated in the vertical region of the Active Region Start register. The position of the active region on a horizontal line is determined by the horizontal component of the Active Region Start register. Pixels will be fetched from VRAM at a rate determined by the number of bits/pixel and pixel widths. In order for the 82750DB to operate properly, the horizontal width of the active region window must be an integral number of display pixel widths, taking into account the horizontal pipeline delay. Also, the Active Region Start and Stop must fall within a single line boundary, as dictated by the Base Counter register. When the first pixel actually appears at the output of the 82750DB, the output is a function of the processing elements used as discussed above.

When the active region is over, the border color is output until the programmed blanking time is reached. Both the border and blanking information is output at the transfer rate programmed by the user.

**Active Region Starts 0x4e**

31	24 23	12 11	0
0 1 0 0 1 1 1 0		Vertical Active Start	Horizontal Active Start

- Actdis Start in units of T-cycles
- Vertical Start in units of full lines

**Burst Gate Stop 0x4d**

31	24	23	12	11	0
0 1 0 0 1 1 0 1		Vertical BG Stop	Horizontal BG Stop		

- Horizontal Stop Position in units of T-cycles
- Vertical Stop Position in units of full lines

The Burst Gate Horizontal and Vertical Start and Stop registers allow the user to program a window into which burst can be added. This is useful when modulating the outputs of the 82750DB.

**Burst Gate Start 0x4c**

31	24	23	12	11	0
0 1 0 0 1 1 0 0		Vertical BG Start	Horizontal BG Start		

- Horizontal Start Position in units of T-cycles
- Vertical Start Position in units of full lines

**VBUS CODE REGISTERS**

The following group of registers are used by the programmer to schedule when VBUS transfer or control codes are to be sent to the 82750PB by the 82750DB.

**Display Format Load Interrupt 0x4b**

31	24 23	12 11	0
0 1 0 0 1 0 1 1		Vertical DFL Position	Horizontal DFL Position

- Horizontal Position in units of T-cycles
- Vertical Position in units of full lines

This is the programmable XY interrupt, used by the 82750PB to perform a load of the Shadow Copy registers. This interrupt is sent on the VBUS when the bits 23 to 12 match the current display line position, and bits 11 to 0 match the T-cycle count.



**Line Notification Timing**

**0x4a**

31	24	23	12	11	0
0 1 0 0 1 0 1 0	Not Used	Horizontal HLIN Position			

- HLIN timing in units of T-cycles
- Not Used

This indicates the position on each line to send a HLINE code on the VBUS. The 82750PB requires this information to keep track of the current display line when drawing graphics.

**Refresh and Register Transfer**

**0x49**

31	24	23	12	11	0
0 1 0 0 1 0 0 1	REGX Line Number	Refresh Horizontal Position			

- REFRESH horizontal timing in units of T-cycles
- Register Transfer Line number in units of full lines

When the T-cycle count matches the value programmed into bit 11 to 0 of this register, a refresh code is sent to the 82750PB. Since these codes tie up the 82750PB for at least eight 82750PB cycles, the programmer must ensure that no transfer requests are scheduled to occur during this time.

The line number for the next register transfer is specified in bits 23 to 12 of this register. If programmed to occur, REGX will always be the first transfer request sent to the 82750PB, immediately after the end of active display.

**COLOR REGISTERS**

The following registers specify the state of DBU, DRV, DGY, and ALPHA signals during the field.

**Border Color**

**0x48**

31	24	23	16	15	8	7	0
0 1 0 0 1 0 0 0	Blue/U Color	Red/V Color	Green/Y Color				

The 24 bits of data in this register are sent directly to the YUV conversion matrix during border time. Border time is defined as the region in which neither active display nor blanking is programmed to occur. The bits should be programmed as RGB values when the YUV to RGB matrix is not being used.

**Alpha Register**

**0x47**

31	24	23	16	15	8	7	0
0 1 0 0 0 1 1 1	Border Alpha	Alpha1 Register	Alpha0 Register				

The least significant 8 bits are for the ALPHA0 register and are used during blanking and if the alpha trap value is not matched. The next 8 bits are for the ALPHA1 register when the alpha trap value is matched. The most significant 8 bits provide the alpha channel value during the border time.

**Blanking Color**

**0x46**

31	24	23	16	15	8	7	0
0 1 0 0 0 1 1 0	Blue/U Color	Red/V Color	Green/Y Color				


The 24 bits of data in this register are sent directly through the YUV conversion matrix during the programmed blanking time.

**CONTROL REGISTERS**

The following registers are used to define the operating modes of the 82750DB.

**Pixel Control**

**0x45**



240855-17

**Bits 6:0—SCLK Delay**

The number "m" of T-cycles from initiation of a transfer request on the VBUS until the first SCLK is asserted by the 82750DB.

**Bit 7—VU Interpolation Round**

When equal to 0, this bit means truncate during interpolation. When set to one, this bit means round to odd during interpolation.

**Bit 8—Conditional Interpolation Enable**

When reset to zero, this bit means all values of Y and U are a full 8 bits of precision. When set to one, this bit means the least bit of the Y sample or the U sample controls the switching between VU interpolation and graphics mode.

**Bit 9—VU Interlace Enable**

Setting this bit to a one causes the interpolator to output different data on the odd and even fields. During the odd field, the odd lines of the interpolation sequence will be output. During the even field, the even lines of the interpolation sequence will be output. Full lines of the programmed number of samples of both the V and U data will be read in during each VU transfer. Setting this bit to a zero will cause horizontally and vertically interpolated data to be output on both fields. Only a full line of either V or U samples will be read in during each transfer request in this mode.

**Bit 10—4X VU Expand**

When this bit is set to a zero, a 2X expansion in both directions is performed. By setting this bit to a one, a 4X expansion is performed.

**Bits 13:11—VU Sample Select**

Table 4-1 provides the code and number of V and U samples for bits 13:11.

**Table 4-1. VU Sampling**

Code	Number of V And U Samples
000	0 Samples for Each V and U
111	32 Samples for Each V and U
110	64 Samples for Each of V and U
101	96 Samples for Each of V and U
100	128 Samples for Each of V and U
011	160 Samples for Each of V and U
010	192 Samples for Each of V and U
001	256 Samples for Each of V and U

**Bits 18:14—Pixel Time**

Table 4-2 lists the codes and pixel duration for bits 18:14.

**Table 4-2. Pixel Times**

Code	Duration of Pixel
00001	1.0 T-cycle
00010	1.5 T-cycles
00100	2.0 T-cycles
01000	2.5 T-cycles
10000	3.0 T-cycles
10001	3.5 T-cycles
10010	4.0 T-cycles
10100	4.5 T-cycles
11000	5.0 T-cycles
11001	5.5 T-cycles
11010	6.0 T-cycles
11100	6.5 T-cycles
11101	7.0 T-cycles
11110	7.5 T-cycles
00011	8.0 T-cycles
00101	8.5 T-cycles
00110	9.0 T-cycles
00111	9.5 T-cycles
01001	10.0 T-cycles
01010	10.5 T-cycles
01011	11.0 T-cycles
01100	11.5 T-cycles
01101	12.0 T-cycles
01110	13.0 T-cycles
01111	14.0 T-cycles



**Bits 21:19—Bits/Pixel**

Table 4-3 provides the code and number of bits/pixel for bits 21:19.

**Table 4-3. Number of Bits/Pixel**

Code	Number of Bits/Pixel
001	8
010	16
100	32

**Bit 22—VU Pixel Replicate**

When set to one, each pixel generated by the VU Interpolator is held for 2-pixel times. This allows an effective 8X expansion of VU data. This is useful for high resolution applications where the blanking time is not sufficient to support higher VU sample loads.

**Bit 23—Pseudo 16-Bit Mode**

When set to one and 16 bits per pixel is chosen (bits 21:19), the 82750DB is in the 16-bit with Alpha mode. Setting this signal to zero while in the 16-bit/pixel mode puts the 82750DB into the 16-bit (655) mode. This bit represents a "don't care" input for all other values of bit/pixel.

**Bit 6—2X Horizontal Cursor**

When this bit is set to one, and the Cursor Enable bit is set to one, every pixel on each line of the cursor will be replicated once. Thus a cursor that was 16 x 16 pixels will become 32 x 16 pixels.

**Bit 7—2X Vertical Cursor**

When this bit is set to one, and the Cursor Enable bit is set to one, each line of the cursor will be replicated once. Thus a cursor that was 16 x 16 pixels will become a 16 x 32-pixel cursor.

**Bit 9:8—Channel Select**


These two bits control which output channel is muxed onto the alpha digital outputs. It allows Y, U, or V data to be available at the alpha channel. The coding is provided in Table 4-4.

**Table 4-4. Test Mode Select Coding**

Code	Alpha Channel Output
00	Alpha Channel
01	Y Channel
10	V Channel
11	U Channel

**General Control**

0x44



240855-18

**Bit 10—Sync Test**

This bit must be set to zero for proper operation.

**Bit 11—Gren**

This is the Graphics Enable bit for the Y Interpolator. When this bit is set to one, the pixel is a graphics pixel, and the switch is zero, a 2X interpolation will be performed on the pixel.

**Bit 12—Vden**

This is the Video Enable bit of the Y Interpolator. When this bit is set to one, the pixel is a video pixel, and the switch is one, a 2X interpolation will be performed on the pixel.

**Bit 16:13—Vblen**

These bits program the T-cycle length of each VBUS code. The VBUS code length will be one T-cycle longer than the programmed value. These bits must have a minimum value of 2, and a maximum value of 15.

**Bits 4:0—Burst Multiple**

These bits are used to program a divisor of the FREQIN clock input in order to recover the 3.58 MHz NTSC color subcarrier. The programmed value is the two's complement of the desired divisor. The allowed range of values is 00000 through 11110 which corresponds to divisions of 32 through 2. Note that the 82750DB must be operating at an integer multiple of 3.58 MHz for this to work effectively.


**Bit 5—Cursor Enable**

When set to one, the hardware cursor will output the cursor data at prescribed intervals if programmed to do so.



**Miscellaneous Control**

0x43



240855-19

**Bits 7:0—Alpha Trap**

Bits 7:0 are 8-bit values used for comparison with the current pixel's Y value, to select one of two programmable alpha values.

**Bit 8—Alpha Trap Select**

A value of one enables the Y value of the current pixel to be compared with the value in the Alpha Trap register. If the two values match and Alpha has been enabled via the Alpha Enable bit, the contents of the ALPHA1 register are output on ALPHA[7:0]. If the two values don't match and Alpha Enable has been set to one, the content of the ALPHA0 register is output. When Alpha Trap Select is set to a zero in the pseudo 16- or 32-bit mode, the most significant byte of the pixel word is output. When Alpha Trap Select is set to zero in all other modes, the value of the ALPHA0 register is output.

**Bit 9—Border Alpha Enable**

A value of one enables the eight most significant bits in the ALPHA register to be output. When set to a zero, the ALPHA0 register is output during border time.

**Bit 10—Digitize Enable**

When this bit is set to a one, the FCO signal will be set to a one, and the transfer codes for bitmaps will indicate that write operations should occur.

**Bit 11—VU Interpolator Output Enable**

This bit enables VU interpolation data to be displayed. When set to a zero, all pixels are treated as graphic pixels.

**Bit 12—Alpha Enable**

When set to one, the alpha output is governed by the alpha trap value, as described above. When reset to zero, the contents of the ALPHA0 register is the alpha output in the 8- and 16-bit modes, and the explicit ALPHA data encoded in the pseudo 16- and 32-bit modes.

**Bit 13—Switch on LS Bit of Y**

When set to one, the least significant bit of Y is used as a Video/Graphics switch in all modes. When reset to zero, the least significant bit of U from the interpolator acts as a switch.



**Bit 14—Genlock Enable**

This bit enables the genlock mode of the 82750DB. In this mode, receipt of the external HRESET # signal during the second half of a scan line will cause the termination of that scan line. Similarly, receipt of the externally produced VRESET # signal will terminate the field. In both cases, terminate denotes that the proper on-chip signals are produced to signify end of the line and end of the field.

**Bit 15—Bypass Conversion Matrix**

When this bit is set to a one the YUV to RGB matrix will be bypassed, and the Y, U, and V data will feed directly into the Digital to Analog Converters.

**Bit 16—Split CLUT**

This bit divides the CLUT into an odd and an even half, depending on the polarity of the Video/Graphics switch. This switch is selectable and may be either the LSB of U from the interpolator or Y from the pixel word. The LSB of the CLUT address is set to one (odd address) if the Video/Graphics switch is one; the LSB of the CLUT address is set to zero (even address) if the Video/Graphics switch is zero.

**Bit 17—Graphics Pass**

Setting this bit to a one bypasses the CLUT for graphics pixels, even in non-mixed modes.

**Bit 18—Video Pass**

When set to a one, all video pixels (luminance values associated with sub-sampled UV values) will bypass the color table. For mixed modes, this corresponds to the switch flag having a value of one.

### Bit 20:19—Transfer Timing Select

These bits are two-bit codes that select one of three possible transfer shift clock rates. This allows the operating speed of the 82750DB to be tailored to the external memory access time. After RESET, the transfer rate is set to the slowest possible clock rate (1/3X). The programmed rate is used during all non-active display times for transferring data from VRAMs. It also defines the rate that the border and blanking data is output. During active display, the data is read as needed from VRAM using the programmed timing. The coding of these bits is listed in Table 4-5.

**Table 4-5. Coding of Transfer Timing Select Bits**

Bit 20	Bit 19	Result
0	0	1/3X Transfer (Default)
0	1	1/2X Transfer
1	0	1X Transfer

### Bit 21—82750DB Enable

When set to zero, the 82750DB will be the register equivalent of a 82750DA. When set to a one, all the features of the 82750DB will be enabled.

### Bit 22—Line Replicate Enable

When this bit is set to one, every line in the active display is generated twice. Each new bitmap transfer occurs at half the line rate, with a new VBUS code being used to indicate that a transfer is to take place without the pitch calculation. The VU Interpolator will also duplicate the lines it generates, yielding more time between transfer cycles. This mode is useful for obtaining a 2X increase in vertical resolution without the need for increasing the VRAM transfer bandwidth.

## COLOR MAP REGISTERS

The following registers are used to access and control the three 256 x 8-bit Color Lookup Tables.

### Mask Data Registers 0x42

31	24	23	16	15	8	7	0
0	1	0	0	0	1	0	0
Blue/U Mask Data		Red/V Mask Data		Green/Y Mask Data			

Each of the three 8-bit registers contains the bit pattern used when the corresponding bit in the Mask Set register is asserted.

### Mask Set Registers 0x41

31	24	23	16	15	8	7	0
0	1	0	0	0	0	0	1
Blue/U Color		Red/V Color		Green/Y Color			

This is a 24-bit register that contains the mask bit pattern for the RGB/YUV color map addresses. When a bit in this register is asserted, the corresponding bit in the address is set to the value defined in the Mask Data registers.

### CLUT Index Register 0x40

31	24	23	16	15	8	7	0
0	1	0	0	0	0	0	0
Not Used		Not Used		YUV CLUT Index			

The CLUT Index register is an 8-bit register used for loading the color tables. This register maps the user-specified 6-bit color map address into an 8-bit address. A logical OR operation is performed between the 6-bit address and the 8-bit index word to obtain the new CLUT address.

### Color Lookup Table Addresses 0x00–0x3f

If the 82750DB Enable mode bit in the Miscellaneous Control register is set to zero, the CLUT addresses are decoded to appear as addresses to the reduced-size 82750DA color table. The least significant four bits of the address are used for the Y color table address, and the upper nibble is used to address the V and U color table simultaneously. This is a compatibility mode for the 82750DA, which has a reduced-size color table.

31	28	27	24	23	16	15	8	7	0
UV Address		Y Address		U Data		V Data		Y Data	

If the 82750DB Enable mode bit is set to one, the full color table is used. In this case, the most significant byte of the 32-bit data word is used as an address to the color table. The address is ORed with the most recently loaded CLUT Index register.

31	30	29	24	23	16	15	8	7	0
0	0	YUV Address		U Data		V Data		Y Data	

### 82750DB Register Summary

The following table illustrates the register space of the 82750DB.

**Table 4-6. 82750DB Register Space**

Address	82750DB Register	Address	82750DB Register
0x00–0x0f	CLUT Locations 0–15	0x53	Blanking Stop
0x10–0x30	CLUT Locations 16–48	0x54	Sync Start
0x31	CLUT Location 49	0x55	Sync Stop
0x32	CLUT Location 50	0x56	Base Counters
0x33	CLUT Location 51	0x57	Cursor Color 1
0x34	CLUT Location 52	0x58	Cursor Color 2
0x35–0x37	CLUT Location 53–55	0x59	Cursor Color 3
0x38	CLUT Location 56	0x5a	Cursor Control
0x39–0x3f	CLUT Location 57–63	0x5b	Not Used
0x40	CLUT Index Register	0x5c	Not Used
0x41	CLUT Mask Set Register	0x5d	Not Used
0x42	CLUT Mask Data Register	0x5e	Not Used
0x43	Miscellaneous Control	0x5f	Not Used
0x44	General Control	0x60	Not Used
0x45	Pixel Control	0x61	Not Used
0x46	Blanking Color	0x62	Not Used
0x47	Alpha Register	0x63	Not Used
0x48	Border Color	0x64	Not Used
0x49	Register Transfer	0x65	Not Used
0x4a	Line Notification and Timing	0x66	Not Used
0x4b	DFL Load	0x67	Not Used
0x4c	Burst Gate Start	0x68	Not Used
0x4d	Burst Gate Stop	0x69–0x6e	Not Used
0x4e	Active Region Start	0x6f	Not Used
0x4f	Active Region Stop	0x70	Not Used
0x50	Equalization Parameters	0x71–0x7f	Not Used
0x51	Serration Start	0x80–0xfe	Not Used
0x52	Blanking Start	0xff	Stop Code

1

## 5.0 ELECTRICAL DATA

### Maximum Ratings

Table 5-1 is a stress rating only, and functional operation at the maximums is not guaranteed. Functional operating conditions are given in the DC and AC Characteristics (Tables 5-2, 5-3, 5-4, and 5-5).

Exposure to the Maximum Ratings may affect device reliability. Furthermore, although the 82750DB contains protective circuitry to resist damage from static electrical discharge, always take precautions to avoid high static voltages or electric fields.

**Table 5-1. Absolute Maximum Requirements**

Condition	Maximum Requirement
Case Temperature under Bias	-65°C to 110°C
Storage Temperature	-65°C to 110°C
Voltage on Any Pin with Respect to Ground	-0.5V to $V_{CC} + 0.5V$
Supply Voltage with Respect to $V_{SS}$	-0.5V to +6.5V

### DC Characteristics

**Table 5-2. DC Characteristics**  $V_{CC} = 5V \pm 10\%$ ,  $T_{CASE} = 0^\circ C$  to  $+95^\circ C$

Symbol	Parameter	Min	Typ	Max	Unit	Notes
$V_{IL}$	Input LOW Voltage	-0.3		0.8	V	
$V_{IH}$	Input HIGH Voltage	2.0		$V_{CC} + 0.3$	V	
$V_{OL}$	Output LOW Voltage		0.2	0.4	V	$I_{OL} = 4.0 \text{ mA}^{(1)}$
$V_{OH}$	Output HIGH Voltage	2.4	3.0		V	$I_{OH} = -1.0 \text{ mA}^{(1)}$
$I_{IL}$	Input Leakage Current	-10		+10	$\mu A$	$V_{SS} < V_{IN} < V_{CC}$
$I_{OZ}$	Output Leakage Current	-10		+10	$\mu A$	$V_{SS} < V_{IN} < V_{CC}$
$I_{CCT}$	Power Supply Current		185	250	mA	28 MHz <sup>(2)</sup>
$I_{CCNT}$	Power Supply Current		140	190	mA	28 MHz <sup>(3)</sup>
$I_{CCT}$	Power Supply Current		280	375	mA	45 MHz <sup>(2)</sup>
$I_{CCNT}$	Power Supply Current		215	285	mA	45 MHz <sup>(3)</sup>
$C_{IN}$	Input Capacitance			10.0	pF	$F_c = 1 \text{ MHz}^{(4)}$
$C_{OUT}$	Output Capacitance			12.0	pF	$F_c = 1 \text{ MHz}^{(4)}$
$C_{FREQIN}$	FREQIN Input Capacitance			20.0	pF	$F_c = 1 \text{ MHz}^{(4)}$

#### NOTES:

1. Measured with FREQIN = 7 MHz.
2. Typical current value measured under typical conditions with the Digital Outputs (DGY, DRV, and DBU) toggling. Maximum current value guaranteed with 50 pF maximum output loading. Analog Outputs disabled.
3. Typical current value measured under typical conditions with the Digital Outputs (DGY, DRV, and DBU) not toggling. Maximum current value guaranteed with 50 pF maximum output loading. Analog Supply Current IACC not included.
4. Not 100% tested.

**AC Characteristics**

**Table 5-3. AC Characteristics at 28 MHz  $V_{CC} = 5V \pm 10\%$ ,  $T_{CASE} = 0^{\circ}C$  to  $95^{\circ}C$ ,  $C_L = 50$  pF**

Symbol	Parameter	Min	Max	Unit	Figure	Notes
	Frequency	7	28	MHz		1X Clock
t <sub>1</sub>	FREQIN Period	35	140	ns	5-1	
t <sub>2</sub>	FREQIN High Time	12	23	ns	5-1	(Note 1)
t <sub>3</sub>	FREQIN Low Time	12	23	ns	5-1	(Note 1)
t <sub>4</sub>	FREQIN Fall Time		4	ns	5-1	
t <sub>5</sub>	FREQIN Rise Time		4	ns	5-1	
t <sub>6a</sub>	HSYNC, VSYNC, CSYNC, BG, FCO Valid Delay		24	ns	5-2	
t <sub>6b</sub>	VBUS[3:0] Valid Delay		26	ns	5-2	
t <sub>7</sub>	RESETB #, VRESET #, HRESET #, DISDIG, TESTACT Setup	0		ns	5-3	
t <sub>8</sub>	RESETB #	13		ns	5-3	
t <sub>9</sub>	SCLK[1:0] Valid Delay High		14	ns	5-4	1X Mode
t <sub>10</sub>	SCLK[1:0] Valid Delay Low		$\frac{1}{2}t_1 + 14$	ns	5-4	1X Mode
t <sub>11</sub>	SCLK[1:0] Valid Delay		14	ns	5-5, 5-6	1/2X, 1/3X Mode
t <sub>12</sub>	DATAIN[31:0] Setup	5		ns	5-4, 5-5, 5-6	
t <sub>13</sub>	DATAIN[31:0] Hold	5		ns	5-4, 5-5, 5-6	
t <sub>14</sub>	PIXCLK Valid Delay		$\frac{1}{2}t_1 + 20$	ns	5-7	(Note 2)
t <sub>15</sub>	PIXCLK Valid Delay		20	ns	5-7	(Note 3)
t <sub>16</sub>	DRV[7:0], DGY[7:0], DBU[7:0], ALPHA[7:0], ACTDIS, CB, BPP[0], BPP[1] Output Setup	3		ns	5-8	
t <sub>17</sub>	DRV[7:0], DGY[7:0], DBU[7:0], ALPHA[7:0], ACTDIS, CB, BPP[0], BPP[1] Output Hold	15		ns	5-8	
t <sub>18</sub>	VBUS[3:0], SCLK[1:0], FCO, HSYNC, VSYNC, CSYNC, CB, BG, PIXCLK, DRV[7:0], DGY[7:0], DBU[7:0], ALPHA[7:0], ACTDIS, BPP[0], BPP[1] Float Delay		30	ns	5-9	(Note 4)
t <sub>19</sub>	DISDIG, DRV[7:0], DGY[7:0], DBU[7:0], Digital Output Disable Delay	3t <sub>1</sub>		ns	5-10	
t <sub>20</sub>	DISDIG, DRV[7:0], DGY[7:0], DBU[7:0], Digital Output Enable Delay	3t <sub>1</sub>		ns	5-10	
t <sub>21</sub>	DISDAC, RV, GY, BU Analog Output Disable Delay		19	ns	5-11	(Note 6)
t <sub>22</sub>	DISDAC, RV, GY, BU Analog Output Enable Delay		19	ns	5-11	(Note 6)

1

**NOTES:**

1. This assumes a 35ns period. For other speeds, the FREQIN High and Low Times should fall within a 40% to 60% duty cycle.
2. For integer pixel times  $t_{14}$  is the Valid Delay on all assertions of PIXCLK during active display time.
3. For non-integer pixel times  $t_{15}$  is the Valid Delay on alternating assertions of PIXCLK during active display time.
4. Not 100% tested.
5. All AC specifications are measured at the 1.5V crossing point with a 50 pF load.
6. Analog output delay is guaranteed at the 50% level of the full scale transition with  $R_L = 100\Omega$  and  $C_L = 25$  pF.

**AC Characteristics****Table 5-4. AC Characteristics at 45 MHz**  $V_{CC} = 5V \pm 10\%$ ,  $T_{CASE} = 0^\circ C$  to  $95^\circ C$ ,  $C_L = 50$  pF

Symbol	Parameter	Min	Max	Unit	Figure	Notes
	Frequency	7	45	MHz		1X Clock
$t_1$	FREQIN Period	22	140	ns	5-1	
$t_2$	FREQIN High Time	7	15	ns	5-1	(Note 1)
$t_3$	FREQIN Low Time	7	15	ns	5-1	(Note 1)
$t_4$	FREQIN Fall Time		4	ns	5-1	
$t_5$	FREQIN Rise Time		4	ns	5-1	
$t_{6a}$	HSYNC, VSYNC, CSYNC, BG, FCO Valid Delay		20	ns	5-2	
$t_{6b}$	VBUS[3:0] Valid Delay		26	ns	5-2	
$t_7$	RESETB #, VRESET #, HRESET #, DISDIG, TESTACT Setup	0		ns	5-3	
$t_8$	RESETB #	13		ns	5-3	
$t_9$	SCLK[1:0] Valid Delay High		12	ns	5-4	1X Mode
$t_{10}$	SCLK[1:0] Valid Delay Low		$\frac{1}{2}t_1 + 12$	ns	5-4	1X Mode
$t_{11}$	SCLK[1:0] Valid Delay		12	ns	5-5, 5-6	1/2X, 1/3X Mode
$t_{12}$	DATAIN[31:0] Setup	3		ns	5-4, 5-5, 5-6	
$t_{13}$	DATAIN[31:0] Hold	3		ns	5-4, 5-5, 5-6	
$t_{14}$	PIXCLK Valid Delay		$\frac{1}{2}t_1 + 20$	ns	5-7	(Note 2)
$t_{15}$	PIXCLK Valid Delay		20	ns	5-7	(Note 3)
$t_{16}$	DRV[7:0], DGY[7:0], DBU[7:0], ALPHA[7:0], ACTDIS, CB, BPP[0], BPP[1]/VUGR Output Setup	0		ns	5-8	
$t_{17}$	DRV[7:0], DGY[7:0], DBU[7:0], ALPHA[7:0], ACTDIS, CB, BPP[0], BPP[1]/VUGR Output Hold	10		ns	5-8	
$t_{18}$	VBUS[3:0], SCLK[1:0], FCO, HSYNC, VSYNC, DRV[7:0], DGY[7:0], ALPHA[7:0], ACTDIS, BPP[0], BPP[1]/VUGR Float Delay		30	ns	5-9	(Note 4)
$t_{19}$	DISDIG, DRV[7:0], DGY[7:0], DBU[7:0], Digital Output Disable Delay	$3t_1$		ns	5-10	

AC Characteristics (Continued)

Table 5-4. AC Characteristics at 45 MHz  $V_{CC} = 5V \pm 10\%$ ,  $T_{CASE} = 0^{\circ}C$  to  $95^{\circ}C$ ,  $C_L = 50$  pF

Symbol	Parameter	Min	Max	Unit	Figure	Notes
$t_{20}$	DISDIG, DRV[7:0], DGY[7:0], DBU[7:0], Digital Output Enable Delay	$3t_1$		ns	5-10	
$t_{21}$	DISDAC, RV, GY, BU Analog Output Disable Delay		19	ns	5-11	(Note 6)
$t_{22}$	DISDAC, RV, GY, BU Analog Output Enable Delay		19	ns	5-11	(Note 6)

NOTES:

1. This assumes a 22ns period. For other speeds, the FREQIN High and Low Times should fall within a 40% to 60% duty cycle.
2. For integer pixel times  $t_{14}$  is the Valid Delay on all assertions of PIXCLK during active display time.
3. For non-integer pixel times  $t_{15}$  is the Valid Delay on alternating assertions of PIXCLK during active display time.
4. Not 100% tested.
5. All AC specifications are measured at the 1.5V crossing point with a 50 pF load.
6. Analog output delay is guaranteed at the 50% level of the full scale transition with  $R_L = 100\Omega$  and  $C_L = 25$  pF.




Figure 5-1. Clock Waveforms




Figure 5-2. Output Waveforms




Figure 5-3. Input Waveforms




Figure 5-4. 1X SCLK Mode




Figure 5-5. 1/2X SCLK Mode




Figure 5-6. 1/3X SCLK Mode






Figure 5-7. PIXCLK Waveforms

1




Figure 5-8. Output Setup and Hold




Figure 5-9. TESTACT# Float Delay




Figure 5-10. DISDIG to Digital Output Delay




Figure 5-11. DISDAC to Analog Output Delay

## Digital to Analog Converter Electrical Characteristics

Table 5-5. DAC DC Characteristics  $AV_{CC} = 5V \pm 10\%$ ;  $T_{CASE} = 0^{\circ}C$  to  $+95^{\circ}C$

Symbol	Parameter	Min	Typ	Max	Unit	Notes
Iref	Reference Current			1000	$\mu A$	
I <sub>fs</sub>	Output Current* (Full Scale)	$0.93 * (255/18.5) * I_{ref}$		$1.07 * (255/18.5) * I_{ref}$	mA	(Note 1)
V <sub>fs</sub>	Output Voltage (Full Scale)		1.0	1.5	V	
INL	Integral Nonlinearity		1.0	$\pm 3$	LSB	
DNL	Differential Nonlinearity			$\pm 1$	LSB	
IACC	Analog Supply Current			$3 * I_{fs} + 8$	mA	(Note 2)
DDTR	DAC to DAC Tracking at Full Scale		2.0	5.0	%	(Note 3)
C <sub>out</sub>	Output Capacitance			12	pF	(Note 4)

### NOTES:

- Maximum I<sub>fs</sub> allowed = 14.7 mA.
- Maximum IACC allowed = 52.8 mA. Typical value of IACC =  $3 * I_{fs} + 6$ .
- Maximum deviation between RV, GY and BU outputs at fullscale output voltage.
- Not 100% tested.
- All DAC testing done with Iref = 1000 microamps.

Table 5-6. DAC AC Characteristics

Symbol	Parameter	Min	Typ	Max	Unit	Notes
tr, tf	Rise/Fall Time			10	ns	(Note 1)
ClkF	Clock Feedthrough		-28		dB	(Note 2)
GIEn	Glitch Energy		100		pV-sec	(Notes 2, 3)
Skew	Output Skew			3	ns	
Xtlk	Crosstalk		200		pV-sec	(Note 2)

**NOTES:**

1. Maximum value is for  $R_L = 100\Omega$  and  $C_L = 25\text{ pF}$ . Defined as 10% to 90% of full scale transition.
2. Assumes an 80 MHz filter on output.
3. Glitch energy generated from the influence that 2 active outputs have on an idle output.
4. DISDIG must be tied high.
5. Assumes the use of  $0.1\ \mu\text{F}$  capacitor between  $V_{GCS}$  and  $AV_{CC}$  and  $0.1\ \mu\text{F}$  and  $10\ \mu\text{F}$  capacitors between  $I_{REFIN}$  and  $AV_{CC}$ .

1





Figure 5-12. Typical Output Configuration

**Output Delay and Rise Time versus Load Capacitance**




240855-30

**NOTE:**

This graph will not be linear outside of the  $C_L$  range shown. nom = nominal value given in AC Characteristics table.

**Figure 5-13. Typical Output Valid Delay versus Load Capacitance under Worst Case Conditions**



240855-31

**NOTE:**

This graph will not be linear outside of the  $C_L$  range shown.

**Figure 5-14. Typical Output Rise Time versus Load Capacitance under Worst Case Conditions**

## 6.0 MECHANICAL DATA

### Packaging Outlines and Dimensions

Intel packages the 82750DB in a Plastic Quad Flat Pack (PQFP). Table 6-1 gives the symbol list for the PQFP.

**Table 6-1. PQFP Symbol List**

Letter or Symbol	Description of Dimensions
A	Package Height: Distance from Seating Plane to Highest Point of Body
A <sub>1</sub>	Standoff: Distance from Seating Plane to Base Plane
D/E	Overall Package Dimension: Lead Tip to Lead Tip
D <sub>1</sub> /E <sub>1</sub>	Plastic Body Dimension
D <sub>2</sub> /E <sub>2</sub>	Bumper Distance
D <sub>3</sub> /E <sub>3</sub>	Footprint
D <sub>4</sub> /E <sub>4</sub>	Foot Radius Location
L <sub>1</sub>	Foot Length
N	Total Number of Leads

The PQFP has the following specifications:


1. All dimensions and tolerances conform to ANSI Y14.5M-1982.
2. Datum plane-H is located at the mold parting line and coincident with the bottom of the lead where lead exits plastic body.

3. Datums A-B and -D- are to be determined where center leads exit plastic body at datum plane -H-.
4. Controlling dimension is the inch.
5. Dimensions D<sub>1</sub>, D<sub>2</sub>, E<sub>1</sub>, and E<sub>2</sub> are measured at the mold parting line and do not include mold protrusion. Allowable mold protrusion is 0.18 mm (0.007 in.) per side.
6. Pin 1 identifier is located within one of the two zones indicated.
7. Measured at datum plane -H-.
8. Measured at seating plane datum -C-.

Table 6-2 provides outline characteristics for 0.025-in. pitch.

**Table 6-2. Intel Case Outline Drawings for PQFP at 0.025 Inch Pitch**

Symbol	Description	Min	Max
N	Leadcount	132	132
A	Package Height	0.160	0.180
A <sub>1</sub>	Standoff	0.020	0.040
D, E	Terminal Dimension	1.070	1.090
D <sub>1</sub> , E <sub>1</sub>	Package Body	0.947	0.953
D <sub>2</sub> , E <sub>2</sub>	Bumper Distance	1.097	1.103
D <sub>3</sub> , E <sub>3</sub>	Lead Dimension	0.800 REF	0.800 REF
D <sub>4</sub> , E <sub>4</sub>	Foot Radius Location	1.023	1.037
L <sub>1</sub>	Foot Length	0.020	0.030



**Figure 6-1. Principal Dimensions of the 82750DB in the 132-Lead PQFP Package**




Figure 6-2. 132-Lead PQFP Mechanical Package Detail—Typical Lead




Figure 6-3. 132-Lead PQFP Mechanical Package Detail—Protective Bumper





Figure 6-4. Detailed Dimensions of the 82750DB in the 132-Lead PQFP Package—Molded Details



1

Figure 6-5. Detailed Dimensions of the 82750DB in the 132-Lead PQFP Package—Terminal Details

NOTES:

- 1 ALL DIMENSIONS AND TOLERANCES CONFORM TO ANSI Y14.5M-1982
- 2 DATUM PLANE  $\square\square\square$  LOCATED AT THE MOLD PARTING LINE AND COINCIDENT WITH THE BOTTOM OF THE LEAD WHERE LEAD EXITS PLASTIC BODY
- 3 DATUMS  $\square-\square$  AND  $\square\square$  TO BE DETERMINED WHERE CENTER LEADS EXIT PLASTIC BODY AT DATUM PLANE  $\square\square$
- 4 CONTROLLING DIMENSION, INCH
- 5 DIMENSIONS D1, D2, E1 AND E2 ARE MEASURED AT THE MOLD PARTING LINE. D1 AND E1 DO NOT INCLUDE AN ALLOWABLE MOLD PROTRUSION OF 0.18 MM (.007 IN) PER SIDE. D2 AND E2 DO NOT INCLUDE A TOTAL ALLOWABLE MOLD PROTRUSION OF 0.18 MM (.007 IN) AT MAXIMUM PACKAGE SIZE.
- 6 PIN 1 IDENTIFIER IS LOCATED WITHIN ONE OF THE TWO ZONES INDICATED
- 7 MEASURED AT DATUM PLANE  $\square\square$
- 8 MEASURED AT SEATING PLANE DATUM  $\square\square$

240855-37

## Package Thermal Specifications

The 82750DB is specified for operation when  $T_C$  (the case temperature) is within the range of 0°C to 95°.  $T_C$  may be measured in any environment to determine whether the 82750DB is within specified operating range. The case temperature should be measured at the center of the top surface.

$T_A$  (the ambient temperature) can be calculated from  $\theta_{CA}$  (thermal resistance from case to ambient) with the following equation:

$$T_A = T_C - P * \theta_{CA}$$

Typical values for  $\theta_{CA}$  at various airflows are given in Table 6-3 for the 132-lead PQFP package when using the digital outputs. Table 6-4 shows the maximum  $T_A$  allowable (without exceeding  $T_C$ ) at various airflows. The power dissipation ( $P$ ) is calculated by using the typical supply currents at 5V as shown in Table 5-2.

Similarly, when using the analog outputs, the maximum  $T_A$  allowed is a function of  $I_{fs}$ . The equation for calculating the power is given in the following equation which can then be used in calculating the maximum  $T_A$ .

$$P = 5V * (I_{CCNT} + (3 * I_{fs} + 6))$$

**Table 6-3. Thermal Resistances (°C/W)**

Package	$\theta_{CA}$ Versus Airflow—ft/min (m/sec)					
	0 (0)	200 (1.01)	400 (2.02)	600 (3.04)	800 (4.06)	1000 (5.07)
132-Lead PQFP	26.0	17.5	14.0	11.5	9.5	8.5

**Table 6-4. Maximum  $T_A$  at Various Airflows (°C)**

Package	Frequency (MHz)	$T_A$ Versus Airflow—ft/min (m/sec)					
		0 (0)	200 (1.01)	400 (2.03)	600 (3.04)	800 (4.06)	1000 (5.07)
132-Lead PQFP	28	71	79	82	84	86	87
	45	59	71	75	79	82	83