5.0 V, 100 mA Low Dropout Linear Regulator with Watchdog, RESET, and Wake Up

The CS8151 is a precision 5.0 V, 100 mA micro−power voltage regulator with very low quiescent current (400 μA typical at 200 μA load). The 5.0 V output is accurate within $\pm 2\%$ and supplies 100 mA of load current with a typical dropout voltage of 400 mV. Microprocessor control logic includes Watchdog, Wake Up and RESET. This unique combination of low quiescent current and full microprocessor control makes the CS8151 ideal for use in battery operated, microprocessor controlled equipment.

The CS8151 Wake Up function brings the microprocessor out of Sleep mode. The microprocessor in turn, signals its Wake Up status back to the CS8151 by issuing a Watchdog signal.

The Watchdog logic function monitors an input signal (WDI) from the microprocessor. The CS8151 responds to the falling edge of the Watchdog signal which it expects at least once during each wake−up period. When the correct Watchdog signal is received, a falling edge is issued on the wake−up signal line.

 $\overline{\text{RESET}}$ is independent of V_{IN} and operates correctly to an output voltage as low as 1.0 V. A RESET signal is issued in any of three situations. During power up the RESET is held low until the output voltage is in regulation. During operation if the output voltage shifts below the regulation limits, the RESET toggles low and remains low until proper output voltage regulation is restored. And finally, a RESET signal is issued if the regulator does not receive a Watchdog signal within the Wake Up period.

The RESET pulse width, Wake Up signal frequency, and Wake Up delay time are all set by one external capacitor C_{Delay}.

The regulator is protected against short circuit, over voltage, and thermal runaway conditions. The device can withstand 74 V peak transients, making it suitable for use in automotive environments.

Features

- $5.0 V \pm 2\%/100$ mA Output Voltage
- Micropower Compatible Control Functions
	- ♦ Wake Up
	- ♦ Watchdog
	- ♦ RESET
- Low Dropout Voltage: 400 mV @ 100 mA
- Low Sleep Mode Quiescent Current (400 µA Typ)
- Protection Features
	- Thermal Shutdown
	- Short Circuit
	- ♦ 74 V Peak Transient Capability
	- ♦ Reverse Transient (−50 V)
- Internally Fused Leads in SO−14L and SO−16L Packages
- These are Pb−Free Devices

ON Semiconductor®

http://onsemi.com

DEVICE MARKING INFORMATION

See general marking information in the device marking section on page [2 of this data sheet.](#page-1-0)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page [11 of this data sheet.](#page-10-0)

PIN CONNECTIONS AND MARKING DIAGRAMS

Figure 1. Block Diagram

MAXIMUM RATINGS*

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. 10 seconds max

2. 60 seconds max above 183°C

3. −5°C / +0°C allowable conditions

*The maximum package power dissipation must be observed

ELECTRICAL CHARACTERISTICS (−40°C ≤ T_A ≤ 125°C, −40°C ≤ T_J ≤ 150°C, 6.0 V ≤ V_{IN} ≤ 26 V, 100 μA ≤ I_{OUT} ≤ 100 mA, $\rm C_2$ = 47 $\rm \mu F$ (ESR < 8.0 Ω), $\rm C_{Delay}$ = 0.1 $\rm \mu F;$ unless otherwise specified.)

PACKAGE PIN DESCRIPTION

*Pin 6 GND is not directly shorted to the fused paddle GND. The fused paddle GND (pins 4, 5, 12, 13) is connected through the substrate.
Pin 6 must be electrically connected to at least one of the fused paddle GND's on the

TIMING DIAGRAMS

DEFINITION OF TERMS

Dropout Voltage: The input−output voltage differential at which the circuit ceases to regulate against further reduction in input voltage. Measured when the output voltage has dropped 100mV from the nominal value obtained at 14V input, dropout voltage is dependent upon load current and junction temperature.

Input Voltage: The DC voltage applied to the input terminals with respect to ground.

Line Regulation: The change in output voltage for a change in the input voltage. The measurement is made under conditions of low dissipation or by using pulse

CIRCUIT DESCRIPTION

Functional Description

To reduce the drain on the battery a system can go into a low current consumption mode when ever its not performing a main routine. The Wake Up signal is generated continuously and is used to interrupt a microcontroller that is in sleep mode. The nominal output is a 5.0 V square wave with a duty cycle of 50% at a frequency that is determined by a timing capacitor, C_{Delay} .

When the microprocessor receives a rising edge from the Wake Up output, it must issue a watchdog pulse and check its inputs to decide if it should resume normal operations or remain in the sleep mode.

Figure 5. Wake Up Response to WDI

Figure 6. Wake Up Response to RESET (Low Voltage)

techniques such that the average chip temperature is not significantly affected.

Load Regulation: The change in output voltage for a change in load current at constant chip temperature.

Quiescent Current: The part of the positive input current that does not contribute to the positive load current. The regulator ground lead current.

Ripple Rejection: The ratio of the peak−to−peak input ripple voltage to the peak−to−peak output ripple voltage.

Current Limit: Peak current that can be delivered to the output.

The first falling edge of the watchdog signal causes the Wake Up to go low within 2.0 μ s (Typ) and remain low until the next Wake Up cycle (see Figure 5). Other watchdog pulses received within the same cycle are ignored (Figures [2](#page-5-0), [3](#page-5-0), and [4](#page-5-0)).

During power up, RESET is held low until the output voltage is in regulation. During operation, if the output voltage shifts below the regulation limits, the RESET toggles low and remains low until proper output voltage regulation is restored. After the RESET delay, RESET returns high.

The Watchdog circuitry continuously monitors the input watchdog signal (WDI) from the microprocessor. The absence of a falling edge on the Watchdog input during one Wake Up cycle will cause a **RESET** pulse to occur at the end of the Wake Up cycle (see Figure [3\)](#page-5-0).

The Wake Up output is pulled low during a RESET regardless of the cause of the RESET. After the RESET returns high, the Wake Up cycle begins again (see Figure [3\)](#page-5-0).

The RESET pulse width, Wake Up signal frequency and RESET high to Wake Up delay time are all set by one external capacitor C_{Delay}.

Wake Up Period = $(4 \times 10^5)C_{\text{Delay}}$

RESET Delay Time = (5×10^4) C_{Delay}

RESET High to Wake Up Delay Time = $(2 \times 10^5)C_{\text{Delay}}$ Capacitor temperature coefficient and tolerance as well as the tolerance of the CS8151 must be taken into account in

order to get the correct system tolerance for each parameter.

APPLICATION NOTES

Operation Without Watchdog

The CS8151 can be operated without the watchdog functionality by connecting the WDI and Wake Up Pins. This will eliminate false resets from occurring. Without the connection, a reset would occur because a watchdog signal on WDI would not occur in the required time frame. The Wake Up Pin provides the watchdog signal into the WDI Pin.

Figure 7. Device Operation Without Watchdog Function Stability Considerations

Output Stage Protection

The output stage is protected against overvoltage, short circuit and thermal runaway conditions (see Figure 8).

If the input voltage rises above the overvoltage shutdown threshold (e.g. load dump), the output shuts down. This response protects the internal circuitry and enables the IC to survive unexpected voltage transients.

Should the junction temperature of the power device exceed 180°C (Typ) the power transistor is turned off. Thermal shutdown is an effective means to prevent die overheating since the power transistor is the principle heat source in the IC.

Figure 8. Typical Circuit Waveforms for Output Stage Protection

The output or compensation capacitor C2 (see Figure 9) helps determine three main characteristics of a linear regulator: startup delay, load transient response and loop stability.

*C1 required if regulator is located far from the power supply filter.

**C2 required for stability.

Figure 9. Test and Application Circuit Showing Output Compensation

The capacitor value and type should be based on cost, availability, size and temperature constraints. A tantalum or aluminum electrolytic capacitor is best, since a film or ceramic capacitor with almost zero ESR can cause instability. The aluminum electrolytic capacitor is the least expensive solution, but, if the circuit operates at low temperatures (−25°C to −40°C), both the value and ESR of the capacitor will vary considerably. The capacitor manufacturers data sheet usually provide this information.

The value for the output capacitor C2 shown in the test and applications circuit should work for most applications, however it is not necessarily the optimized solution.

To determine an acceptable value for C2 for a particular application, start with a tantalum capacitor of the recommended value and work towards a less expensive alternative part.

Step 1: Place the completed circuit with a tantalum capacitor of the recommended value in an environmental chamber at the lowest specified operating temperature and monitor the outputs with an oscilloscope. A decade box connected in series with the capacitor will simulate the higher ESR of an aluminum capacitor. Leave the decade box outside the chamber, the small resistance added by the longer leads is negligible.

Step 2: With the input voltage at its maximum value, increase the load current slowly from zero to full load while observing the output for any oscillations. If no oscillations are observed, the capacitor is large enough to ensure a stable design under steady state conditions.

Step 3: Increase the ESR of the capacitor from zero using the decade box and vary the load current until oscillations appear. Record the values of load current and ESR that cause the greatest oscillation. This represents the worst case load conditions for the regulator at low temperature.

Step 4: Maintain the worst case load conditions set in step 3 and vary the input voltage until the oscillations increase. This point represents the worst case input voltage conditions.

Step 5: If the capacitor is adequate, repeat steps 3 and 4 with the next smaller valued capacitor. A smaller capacitor will usually cost less and occupy less board space. If the output oscillates within the range of expected operating conditions, repeat steps 3 and 4 with the next larger standard capacitor value.

Step 6: Test the load transient response by switching in various loads at several frequencies to simulate its real working environment. Vary the ESR to reduce ringing.

Step 7: Raise the temperature to the highest specified operating temperature. Vary the load current as instructed in step 5 to test for any oscillations.

Once the minimum capacitor value with the maximum ESR is found, a safety factor should be added to allow for the tolerance of the capacitor and any variations in regulator performance. Most good quality aluminum electrolytic capacitors have a tolerance of $\pm 20\%$ so the minimum value found should be increased by at least 50% to allow for this tolerance plus the variation which will occur at low temperatures. The ESR of the capacitor should be less than 50% of the maximum allowable ESR found in step 3 above.

Calculating Power Dissipation In a Single Output Linear Regulator

The maximum power dissipation for a single output regulator (Figure 10) is:

$$
PD(max) = (VIN(max) - VOUT(min))IOUT(max) \t(1) + VIN(max)IQ
$$

where:

 $V_{IN(max)}$ is the maximum input voltage,

 $V_{\text{OUT}}(min)$ is the minimum output voltage,

- $I_{\text{OUT(max)}}$ is the maximum output current for the application, and
- IQ is the quiescent current the regulator consumes at $I_{\text{OUT(max)}}$.

Once the value of $P_{D(max)}$ is known, the maximum permissible value of $R_{\theta JA}$ can be calculated:

$$
R_{\theta J A} = \frac{150\mathcal{D} - T_A}{P_D}
$$
 (2)

The value of $R_{\theta JA}$ can then be compared with those in the package section of the data sheet. Those packages with $R_{\theta J}$'s less than the calculated value in equation 2 will keep the die temperature below 150°C.

Figure 10. Single Output Regulator with Key Performance Parameters Labeled

In some cases, none of the packages will be sufficient to dissipate the heat generated by the IC, and an external heatsink will be required.

A heat sink effectively increases the surface area of the package to improve the flow of heat away from the IC and into the surrounding air.

Heat Sinks

Each material in the heat flow path between the IC and the outside environment will have a thermal resistance. Like series electrical resistances, these resistances are summed to determine the value of R_{HIA} :

$$
R_{\theta J A} = R_{\theta J C} + R_{\theta CS} + R_{\theta SA}
$$
 (3)

 (2)

where:

 R_{HJC} = the junction–to–case thermal resistance,

 R_{BCS} = the case–to–heatsink thermal resistance, and

 R_{0SA} = the heatsink–to–ambient thermal resistance.

 $R_{\theta JC}$ appears in the package section of the data sheet. Like $R_{\theta JA}$, it too is a function of package type. $R_{\theta CS}$ and $R_{\theta SA}$ are functions of the package type, heatsink and the interface between them. These values appear in heatsink data sheets of heatsink manufacturers.

PACKAGE THERMAL DATA

*Depending on thermal properties of substrate. $R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$.

**Junction−Lead (#5)

TYPICAL PERFORMANCE CHARACTERISTICS

with Output Capacitor Change

ORDERING INFORMATION

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

SMART REGULATOR is a registered trademark of Semiconductor Components Industries, LLC (SCILLC).

onsemi

 $=$ Work Week

 0.049

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot ".", may or may not be present. Some products may not follow the Generic Marking.

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

DOCUMENT NUMBER: 98ASB42565B DESCRIPTION: Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. **SOIC−14 NB PAGE 1 OF 2** onsemi and ONSCMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular
purpose, nor does **onsemi** assum special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

SOIC−14 CASE 751A−03 ISSUE L

DATE 03 FEB 2016

onsemi and ONSOMⁱ are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves
the right to make changes without further notice to

onsemi

DATE 08 OCT 2021

GENERIC

NOTES

 $\mathbf{1}$

З.

4.

 $\overline{\mathbf{5}}$.

SOIC−16 WB CASE 751G ISSUE E

DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION.

ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSIONS.

2. CONTROLLING DIMENSION MILLIMETERS

MARKING DIAGRAM* 16日日日日日日日 XXXXXXXXXXX **XXXXXXXXXX** AWLYYWWG ◠ <u> A A A A</u> 1 H H XXXXX = Specific Device Code A = Assembly Location WL = Wafer Lot
YY = Year YY = Year
WW = Work

- $WW = Work Week$
G = Pb-Free Pa
- = Pb−Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb−Free indicator, "G" or microdot ".", may or may not be present. Some products may not follow the Generic Marking.

Semiconductor Components Industries, LLC, 2019 www.onsemi.com

L1

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ·", may or may not be present.

onsemi, ONSOMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**ís product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent](https://www.onsemi.com/site/pdf/Patent-Marking.pdf)−Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as–is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the
information, product features, availabili of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products
and applications using **onsemi** or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates,
and distributors harmless against associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal
Opportunity/Affirmative Action Employer. Thi

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS: **Technical Library:** [www.onsemi.com/design/resources/technical](https://www.onsemi.com/design/resources/technical-documentation)−documentation **onsemi Website:** www.onsemi.com

ONLINE SUPPORT: [www.onsemi.com/support](https://www.onsemi.com/support?utm_source=techdocs&utm_medium=pdf) **For additional information, please contact your local Sales Representative at** www.onsemi.com/support/sales