

Smart High-Side Power Switch


Two Channels: 2 x $30m\Omega$

Current Sense

Product Summary

Operating Voltage	$V_{bb(on)}$	5.034V		
	Active channels:	one	two parallel	
On-state Resistance	R _{ON}	$30 m\Omega$	15m Ω	
Load Current (ISO)	I _{L(ISO)}	12A	24A	
Current Limitation	I _{L(SCr)}	24A	24A	

Package



General Description

- N channel vertical power MOSFET with charge pump, ground referenced CMOS compatible input, diagnostic feedback and proportional load current sense monolithically integrated in Smart SIPMOS® technology.
- · Providing embedded protective functions

Applications

- μC compatible high-side power switch with diagnostic feedback for 12V and 24V grounded loads
- All types of resistive, inductive and capacitve loads
- Most suitable for loads with high inrush currents, so as lamps
- · Replaces electromechanical relays, fuses and discrete circuits

Basic Functions


- CMOS compatible input
- Undervoltage and overvoltage shutdown with auto-restart and hysteresis
- · Fast demagnetization of inductive loads
- · Logic ground independent from load ground

Protection Functions

- Short circuit protection
- Overload protection
- Current limitation
- Thermal shutdown
- Overvoltage protection (including load dump) with external resistor
- Reverse battery protection with external resistor
- Loss of ground and loss of V_{bb} protection
- Electrostatic discharge protection (ESD)


Diagnostic Functions

- Proportinal load current sense
- Diagnostic feedback with open drain output
- Open load detection in OFF-state with external resistor
- Feedback of thermal shutdown in ON-state






Functional diagram



Pin Definitions and Functions

Pin	Symbol	Function
1,10, 11,12,	V _{bb}	Positive power supply voltage. For high current applications the heat slug should be used as Vbb connection.
7	IN1 IN2	Input 1,2, activates channel 1,2 in case of logic high signal
16,17, 18,19	OUT1	Output 1,2, protected high-side power output of channel 1,2. All pins of each output have to
12,13, 14,15	OUT2	be connected in parallel for operation according ths spec (e.g. k _{ilis}). Design the wiring for the max. short circuit current
4	ST1	Diagnostic feedback 1,2 of channel 1,2
8	ST2	open drain, invers to input level
2	GND1	Ground 1,2 of chip channel 1,2
6	GND2	
5	IS1	Sense current output 1,2; proportional to the
9	IS2	load current, zero in the case of current limitation of the load current
Heatslug	V _{bb}	Positiv powersupply voltage. Good way to design a very low thermal resistance.

Pin configuration





Maximum Ratings at $T_j = 25$ °C unless otherwise specified

Parameter	Symbol	Values	Unit
Supply voltage (overvoltage protection see page 5)	$V_{ m bb}$	43	V
Supply voltage for full short circuit protection $T_{j,\text{start}} = -40 \dots + 150$ °C	V _{bb}	34	V
Load current (Short-circuit current, see page 5)	<i>I</i> _	self-limited	Α
Load dump protection ¹⁾ $V_{\text{LoadDump}} = V_{\text{A}} + V_{\text{S}}$, $V_{\text{A}} = 13.5 \text{ V}$ $R_{\text{I}^{2)}} = 2 \Omega$, $t_{\text{d}} = 200 \text{ ms}$; IN = low or high, each channel loaded with $R_{\text{L}} = 1.0 \Omega$,	V _{Load dump} ³⁾	60	V
Operating temperature range Storage temperature range	T_{stg}	-40+150 -55+150	°C
Power dissipation (DC) ⁴⁾ $T_a = 25$ °C: (all channels active) $T_a = 85$ °C:	P_{tot}	3.8 2.0	W
Maximal switchable inductance, single pulse $V_{bb} = 12V$, $T_{j,start} = 150^{\circ}C^{4}$,			
$I_{\rm L}=4$ A, $E_{\rm AS}=1.13$ J, 0Ω one channel: $I_{\rm L}=12$ A, $E_{\rm AS}=430$ mJ, 0Ω one channel: $I_{\rm L}=24$ A, $E_{\rm AS}=800$ mJ, 0Ω two parallel channels: see diagrams on page 10	Z _L	100 4.4 2.0	mH
Electrostatic discharge capability (ESD) IN: (Human Body Model) ST, IS: out to all other pins shorted: acc. MIL-STD883D, method 3015.7 and ESD assn. std. S5.1-1993 R=1.5k Ω ; C=100pF	V _{ESD}	1.0 4.0 8.0	kV
Input voltage (DC)	V _{IN}	-10 +16	V
Current through input pin (DC) Current through status pin (DC) Current through current sense pin (DC) see internal circuit diagram page 9	I _{IN} I _{ST} I _{IS}	±2.0 ±5.0 ±14	mA

Infineon technologies

¹⁾ Supply voltages higher than $V_{bb(AZ)}$ require an external current limit for the GND and status pins a 150 Ω resistor for the GND connection is recommended.

 $^{^{2)}}$ $R_{\rm I}$ = internal resistance of the load dump test pulse generator

³⁾ V_{Load dump} is set up without the DUT connected to the generator per ISO 7637-1 and DIN 40839

⁴⁾ Device on 50mm*50mm*1.5mm epoxy PCB FR4 with 6cm² (one layer, 70∞m thick) copper area for V_{bb} connection. PCB is vertical without blown air.



Thermal Characteristics

Parameter and Conditions		Symbol	Values			Unit
			min	typ	max	
Thermal resistance junction -case	each channel:	R _{thjs}			1	K/W
junction - ambient4)	one channel active: all channels active:	R_{thja}		37 30		

Electrical Characteristics

	1				1
Parameter and Conditions, each of the two channels	Symbol	Values			Unit
at T _j = -40+150°C, V_{bb} = 12 V unless otherwise specified		min	typ	max	
Load Switching Capabilities and Characteristics					
On-state resistance (V _{bb} to OUT); I _L = 5 A					
each channel, $T_i = 25$ °C:	R_{ON}		27	30	$m\Omega$
$T_{\rm j} = 150^{\circ}{\rm C}$:			54	60	
two parallel channels, $T_j = 25$ °C:			14	15	
Output voltage drop limitation at small load					
currents, see page 14	$V_{\rm ON(NL)}$		50		mV
$I_L = 0.5 \text{ A}$ $T_j = -40+150$ °C:	,				
Nominal load current, ISO Norm					
one channel active:	$I_{L(NOM)}$	11	12		Α
two parallel channels active:		22	24		
ISO 10483-1, 6.7: Von =0.5V T _C = 85°C					
Output current while GND disconnected or pulled up ⁵); Vbb = 30 V, VIN = 0,	I _{L(GNDhigh)}			8	mA
see diagram page 10					
Turn-on time ⁶⁾ IN J to 90% V _{OUT} :	<i>t</i> on	25	70	150	≪S
Turn-off time IN \square to 10% V_{OUT} :	$t_{ m off}$	25	80	200	
$R_{\rm L} = 12 \Omega$					
Slew rate on 6)	d V/dt _{on}	0.1		1	V/∞s
10 to 30% V_{OUT} , $R_L = 12 \Omega$:					
Slew rate off ⁶⁾ 70 to 40% V_{OUT} , $R_L = 12 \Omega$:	-d V/dt _{off}	0.1		1	V/∝s

⁵⁾ not subject to production test, specified by design

⁶⁾ See timing diagram on page 11.



Parameter and Conditions, each of the two channels	Symbol	Values			Unit
at T _j = -40+150°C, V_{bb} = 12 V unless otherwise specified		min	typ	max	
Operating Parameters					
Operating voltage ⁷⁾	$V_{ m bb(on)}$	5.0		34	V
Undervoltage shutdown	$V_{ m bb(under)}$	3.2		5.0	V
Undervoltage restart $T_j = -40+25$ °C: $T_j = +150$ °C:	V _{bb(u rst)}	1	4.5	5.5 6.0	V
Undervoltage restart of charge pump see diagram page 13 $T_j = -40+25$ °C: $T_j = 150$ °C:	$V_{ m bb(ucp)}$	1 1	4.7	6.5 7.0	V
Undervoltage hysteresis ΔVbb(under) = Vbb(u rst) - Vbb(under)	$\Delta V_{ m bb(under)}$		0.5		V
Overvoltage shutdown	V _{bb(over)}	34		43	V
Overvoltage restart	V _{bb(o rst)}	33			V
Overvoltage hysteresis	$\Delta V_{\text{bb(over)}}$		1		V
Overvoltage protection ⁸⁾ $T_j = -40$: $T_{bb} = 40 \text{ mA}$ $T_j = +25+150 ^{\circ}\text{C}$:	$V_{\mathrm{bb}(AZ)}$	41 43	 47	 52	V
Standby current ⁹⁾ $T_j = -40^{\circ}\text{C}25^{\circ}\text{C}:$	I _{bb(off)}		8	30	∝A
$V_{IN} = 0$ $T_j = 150$ °C:			24	50	
Leakage output current (included in $I_{bb(off)}$); $V_{IN} = 0$	I _{L(off)}			20	∞A
Operating current $^{10)}$, $V_{IN} = 5V$,					
$I_{\text{GND}} = I_{\text{GND1}} + I_{\text{GND2}},$ one channel on: two channels on:	<i>I</i> _{GND}		1.2 2.4	3 6	mA
Protection Functions ¹¹⁾					
Current limit, (see timing diagrams, page 12)					
$T_{\rm j}$ =-40°C:	I _{L(lim)}	48	56	65	Α
<i>T</i> _j =25°C:		40	50	58	
$T_{j} = +150$ °C:		31	37	45	
Repetitive short circuit current limit,					
$T_{\rm j} = T_{\rm jt}$ each channel	I _{L(SCr)}		24		Α
two parallel channels			24		
(see timing diagrams, page 12)					
Initial short circuit shutdown time $T_{j,start} = 25$ °C: (see timing diagrams on page 12)	t _{off(SC)}		4.0		ms

⁷⁾ At supply voltage increase up to V_{bb} = 4.7 V typ without charge pump, $V_{OUT} \approx V_{bb}$ - 2 V

Supply voltages higher than $V_{bb(AZ)}$ require an external current limit for the GND and status pins (a 150 Ω resistor in the GND connection is recommended). See also $V_{ON(CL)}$ in table of protection functions and circuit diagram page 9.

⁹⁾ Measured with load; for the whole device; all channels off

¹⁰⁾ Add I_{ST} , if $I_{ST} > 0$

¹¹⁾ Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.



Parameter and Conditions, each of the two channels	Symbol	Values			Unit
at T _j = -40+150°C, V_{bb} = 12 V unless otherwise specified			typ	max	
Output clamp (inductive load switch off) ¹²⁾					
at $VON(CL) = V_{bb} - V_{OUT}$, $I_{L} = 40 \text{ mA}$ $T_j = -40^{\circ}\text{C}$:	V _{ON(CL)}	41			V
<i>T</i> _j =25°C150°C:		43	47	52	
Thermal overload trip temperature	$T_{\rm jt}$	150			°C
Thermal hysteresis	$\Delta T_{\rm jt}$		10		K

Reverse Battery

Reverse battery voltage ¹³)	- V _{bb}	 	32	V
Drain-source diode voltage ($V_{out} > V_{bb}$) $I_L = -4.0 \text{ A}, T_i = +150 ^{\circ} \text{C}$	-V _{ON}	 600		mV

Diagnostic Characteristics

Current sense ratio ¹⁴						
$V_{1S} = 05 \text{ V}, V_{bb(on)} =$	₌ 6.5 ¹⁵⁾ 27V,					
KILIS = IL / IS	$T_{\rm j} = -40^{\circ}{\rm C}, \ I_{\rm L} = 5 {\rm A}$:	<i>k</i> _{ILIS}	4350	4800	5800	
	$T_{\rm j}$ = -40°C, $I_{\rm L}$ = 0.5 A:		3100	4800	7800	
	$T_{\rm i}$ = 25+150°C, $I_{\rm L}$ = 5 A:		4350	4800	5350	
	$T_{\rm j}$ = 25+150°C, $I_{\rm L}$ = 0.5 A:		3800	4800	6300	
Current sense outpur	t voltage limitation					
<i>T</i> _j = -40+150°C	$I S = 0$, $I_L = 5$ A:	$V_{\rm IS(lim)}$	5.4	6.1	6.9	V
Current sense leaka	ge/offset current					
<i>T</i> j = -40+150°C	$V_{IN}=0, V_{IS}=0, I_{L}=0$:	I _{IS(LL)}	0		1	∞A
	$V_{IN}=5 \text{ V}, V_{IS}=0, I_{L}=0$:	I _{IS(LH)}	0		15	
<i>V</i> IN=5 V,	$V_{1S} = 0$, $V_{OUT} = 0$ (short circuit)	I _{IS(SH)} 16)	0		10	
Current sense settling time to $I_{IS \text{ static}} \pm 10\%$ after positive input slope ¹⁶), $I_{L} = 0$ 5 A		$t_{ m son(IS)}$		-	300	≪S

¹²⁾ If channels are connected in parallel, output clamp is usually accomplished by the channel with the lowest VON(CL)

Requires a 150 Ω resistor in GND connection. The reverse load current through the intrinsic drain-source diode has to be limited by the connected load. Power dissipation is higher compared to normal operating conditions due to the voltage drop across the drain-source diode. The temperature protection is not active during reverse current operation! Input and Status currents have to be limited (see max. ratings page 3 and circuit page 9).

This range for the current sense ratio refers to all devices. The accuracy of the k_{ILIS} can be raised at least by a factor of two by matching the value of k_{ILIS} for every single device.

In the case of current limitation the sense current l_{IS} is zero and the diagnostic feedback potential V_{ST} is High. See figure 2c, page 12.

¹⁵⁾ Valid if $V_{\rm bb(u\ rst)}$ was exceeded before.

¹⁶⁾ not subject to production test, specified by design



Parameter and Conditions, each of the two channels	Symbol		Values	Unit	
at $T_j = -40+150$ °C, $V_{bb} = 12$ V unless otherwise specified		min	typ	max	
Current sense settling time to 10% of I_{IS} static after negative input slope ¹⁷⁾ , $I_{L} = 5$ 0 A	$t_{ m soff(IS)}$		30	100	∝s
Current sense rise time (60% to 90%) after change of load current ¹⁷), $I_L = 2.5$ 5 A	$t_{ m Slc(IS)}$		10		≪S
Open load detection voltage ¹⁸) (off-condition)	V _{OUT(OL)}	2	3	4	V
Internal output pull down (pin 16,17,18,19 to 2 resp. 12,13,14,15 to 6), VOUT=5 V	Ro	5	15	40	kΩ

Input and Status Feedback¹⁹⁾

Input resistance	R_{I}	3.0	4.5	7.0	kΩ
(see circuit page 9)	/ \	0.0	7.0	7.0	1/22
Input turn-on threshold voltage	$V_{IN(T+)}$			3.5	V
Input turn-off threshold voltage	$V_{IN(T-)}$	1.5			V
Input threshold hysteresis	$\Delta V_{\text{IN(T)}}$		0.5		V
Off state input current $V_{IN} = 0.4 \text{ V}$:	I _{IN(off)}	1		50	∞A
On state input current $V_{IN} = 5 \text{ V}$:	I _{IN(on)}	20	50	90	∞A
Delay time for status with open load after Input neg. slope (see diagram page 14)	t _{d(ST OL3)}		400		≪S
Status delay after positive input slope ¹⁷⁾					
	$t_{ m don(ST)}$		13		≪S
Status delay after negative input slope ¹⁷⁾					
	$t_{doff(ST)}$		1		≪S
Status output (open drain)					
Zener limit voltage $T_j = -40 + 150$ °C, $I_{ST} = +1.6$ mA:	V _{ST(high)}	5.4	6.1	6.9	V
ST low voltage $T_1 = -40 + 25$ °C, $I_{ST} = +1.6$ mA:	$V_{\rm ST(low)}$			0.4	
$T_{\rm j}$ = +150°C, $I_{\rm ST}$ = +1.6 mA:	, ,			0.7	
Status leakage current, $V_{ST} = 5 \text{ V}$, $T_j = 25 \dots +150 \text{°C}$:	I _{ST(high)}			2	μΑ

¹⁷⁾ not subject to production test, specified by design

¹⁸⁾ External pull up resistor required for open load detection in off state.

 $^{^{19)}\,}$ If ground resistors $R_{\mbox{\footnotesize GND}}$ are used, add the voltage drop across these resistors.



Truth Table

	Input 1	Output 1	Status 1	Current Sense 1
	Input 2	Output 2	Status 2	Current Sense 2
	level	level	level	IIS
Normal	L	L	Н	0
operation	Н	Н	L	nominal
Current-	L	L	Н	0
limitation	Н	Н	Н	0
Short circuit to	L	L	Н	0
GND	Н	L ²⁰)	Н	0
Over-	L	L	Н	0
temperature	Н	L	Н	0
Short circuit to	L	Н	L ²¹)	0
V_{bb}	Н	Н	L	<nominal <sup="">22)</nominal>
Open load	L	L ²³)	H (L ²⁴⁾)	0
	Н	н	`L ´	0
Undervoltage	L	L	Н	0
	Н	L	L	0
Overvoltage	L	L	Н	0
	Н	L	L	0
Negative output voltage clamp	L	L	Н	0


L = "Low" Level

X = don't care

Z = high impedance, potential depends on external circuit

H = "High" Level Status signal after the time delay shown in the diagrams (see fig 5. page 13) Parallel switching of channel 1 and 2 is possible by connecting the inputs and outputs in parallel. The status outputs ST1 and ST2 have to be configured as a 'Wired OR' function with a single pull-up resistor. The current sense outputs IS1 and IS2 have to be connected with a single pull-down resistor.

Terms



Leadframe (V_{bb}) is connected to pin 1,10,11,20

External R_{GND} optional; two resistors R_{GND1}, R_{GND2} = 150 Ω or a single resistor R_{GND} = 75 Ω for reverse battery protection up to the max. operating voltage.

²⁰⁾ The voltage drop over the power transistor is V_{bb} - V_{OUT} > 3V typ. Under this condition the sense current I_{IS} is zero

An external short of output to V_{bb} , in the off state, causes an internal current from output to ground. If R_{GND} is used, an offset voltage at the GND and ST pins will occur and the $V_{ST low}$ signal may be errorious.


²²⁾ Low ohmic short to $V_{\rm bb}$ may reduce the output current $I_{\rm L}$ and therefore also the sense current $I_{\rm IS}$.

²³⁾ Power Transistor off, high impedance

²⁴⁾ with external resistor between V_{BB} and OUT




Input circuit (ESD protection), IN1 or IN2




The use of ESD zener diodes as voltage clamp at DC conditions is not recommended.

Status output, ST1 or ST2




ESD-Zener diode: 6.1 V typ., max 5.0 mA; $R_{ST(ON)}$ < 375 Ω at 1.6 mA. The use of ESD zener diodes as voltage clamp at DC conditions is not recommended.

Current sense output, IS1 or IS2



ESD-Zener diode: 6.1 V typ., max 14 mA; $R_{IS} = 1 \text{ k}\Omega$ nominal


Inductive and overvoltage output clamp, OUT1 or OUT2



VON clamped to VON(CL) = 47 V typ.

Overvoltage and reverse batt. Protection

For each channel




 V_{Z1} = 6.1 V typ., V_{Z2} = 47 V typ., R_{GND} = 150 Ω, R_{ST} =15kΩ, R_{I} =4.5kΩ typ., R_{IS} =1kΩ, R_{V} =15kΩ, In case of reverse battery the current has to be limited by the load. Temperature protection is not active

Open-load detection OUT1 or OUT2


OFF-state diagnostic condition:

 $V_{OUT} > 3 \text{ V typ.}$; IN low






GND disconnect, each channel



Any kind of load. In case of IN = high is $VOUT \approx VIN - VIN(T+)$. Due to VGND > 0, no VST = low signal available.


GND disconnect with GND pull up

each channel



Any kind of load. If $V_{GND} > V_{IN} - V_{IN}(T_+)$ device stays off Due to $V_{GND} > 0$, no $V_{ST} = low$ signal available.


V_{bb} disconnect with energized inductive load, each channel



For inductive load currents up to the limits defined by Z_L (max. ratings and diagram on page 10) each switch is protected against loss of V_{hh} .

Consider at your PCB layout that in the case of Vbb disconnection with energized inductive load all the load current flows through the GND connection.

Inductive load switch-off energy dissipation, each channel



Energy stored in load inductance:

$$E_L = \frac{1}{2} \cdot L \cdot I_1^2$$

While demagnetizing load inductance, the energy dissipated in PROFET is


$$E_{AS} = E_{bb} + E_L - E_R = V_{ON(CL)} \cdot i_L(t) dt$$

with an approximate solution for $R_L > 0 \Omega$:

$$E_{AS} = \frac{I_L \cdot L}{2 \cdot R_L} (V_{bb} + |V_{OUT(CL)}|) ln (1 + \frac{|I_L \cdot R_L}{|V_{OUT(CL)}|})$$

Maximum allowable load inductance for a single switch off (one channel)⁴⁾

$$L = f(\bar{I_L})$$
; T_{i,start} = 150°C, V_{bb} = 12 V, R_L = 0 Ω






Timing diagrams

Both channels are symmetric and consequently the diagrams are valid for channel 1 and channel 2

Figure 1a: Switching a resistive load, change of load current in on-condition:



The sense signal is not valid during settling time after turn or change of load current.

Figure 1b: V_{bb} turn on:




Figure 2a: Switching a resistive load, turn-on/off time and slew rate definition:




Figure 2b: Switching a lamp:






Figure 2c: Switching a lamp with current limit:






Figure 2d: Switching an inductive load




*) if the time constant of load is too large, open-load-status may occur

Figure 3a: Turn on into short circuit: shut down by overtemperature, restart by cooling



Heating up of the chip may require several milliseconds, depending on external conditions

Figure 3b: Turn on into short circuit: shut down by overtemperature, restart by cooling (two parallel switched channels 1 and 2)



ST1 and ST2 have to be configured as a 'Wired OR' function ST1/2 with a single pull-up resistor.



Figure 4a: Overtemperature: Reset if $T_j < T_{jt}$




Figure 5a: Open load: detection (with R_{EXT}), turn on/off to open load




Figure 6a: Undervoltage:





Figure 6b: Undervoltage restart of charge pump



charge pump starts at $V_{\rm bb(ucp)}$ =4.7 V typ.



Figure 7a: Overvoltage:





Figure 8a: Current sense versus load current²⁵::



This range for the current sense ratio refers to all devices. The accuracy of the $k_{\rm ILIS}$ can be raised at least by a factor of two by matching the value of $k_{\rm ILIS}$ for every single device.

Figure 8b: Current sense ratio:





Figure 9a: Output voltage drop versus load current:






Package and Ordering Code

Standard: P-DSO-20-12 (Power SO 20)

Sales Code	BTS 840
Ordering Code	Q67060-S7013

All dimensions in millimetres



Published by Infineon Technologies AG, St.-Martin-Strasse 53, D-81669 München © Infineon Technologies AG 2001 All Rights Reserved.

Attention please!

The information herein is given to describe certain components and shall not be considered as a guarantee of characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address list).

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.