RENESAS 3.3 V/2.5 V LVCMOS 1:12 Clock Fanout Buffer

PRODUCT DISCONTINUATION NOTICE - LAST TIME BUY EXPIRES SEPTEMBER 7, 2016

The Freescale Semiconductor, Inc. MPC9448 is a 3.3 V or 2.5 V compatible, 1:12 clock fanout buffer targeted for high performance clock tree applications. With output frequencies up to 350 MHz and output skews less than 150 ps, the device meets the needs of most demanding clock applications.

Features

- 12 LVCMOS compatible clock outputs
- · Selectable LVCMOS and differential LVPECL compatible clock inputs
- Maximum clock frequency of 350 MHz
- Maximum clock skew of 150 ps
- Synchronous output stop in logic low state eliminates output runt pulses
- · High-impedance output control
- 3.3 V or 2.5 V power supply
- · Drives up to 24 series terminated clock lines
- Ambient temperature range -40°C to +85°C
- 32-Lead LQFP packaging, Pb-free
- Supports clock distribution in networking, telecommunication and computing applications
- Pin and function compatible to MPC948
- For drop in replacement part use 83948AYI-147


Functional Description

The MPC9448 is specifically designed to distribute LVCMOS compatible clock signals up to a frequency of 350 MHz. Each output provides a precise copy of the

input signal with a near zero skew. The outputs buffers support driving of 50 Ω terminated transmission lines on the incident edge. Each output is capable of driving either one parallel terminated or two series terminated transmission lines.

Two selectable, independent clock inputs are available, providing support of LVCMOS and differential LVPECL clock distribution systems. The MPC9448 CLK_STOP control is synchronous to the falling edge of the input clock. It allows the start and stop of the output clock signal only in a logic low state, thus eliminating potential output runt pulses. Applying the OE control will force the outputs into high-impedance mode.

All inputs have an internal pull-up or pull-down resistor preventing unused and open inputs from floating. The device supports a 2.5 V or 3.3 V power supply and an ambient temperature range of -40°C to +85°C. The MPC9448 is pin and function compatible but performance-enhanced to the MPC948.



DATASHEET




Figure 1. Logic Diagram

Figure 2. 32-Lead Pinout (Top View)

Table 1. Function Table

Control	Default	0	1
CLK_SEL	1	PECL differential input selected	CCLK input selected
OE	1	Outputs disabled (high-impedance state) ⁽¹⁾	Outputs enabled
CLK_STOP	1	Outputs synchronously stopped in logic low state	Outputs active

1. OE = 0 will high-impedance tristate all outputs independent on $\overline{\text{CLK}_{STOP}}$.

Table 2. Pin Configurations

Pin	I/O	Туре	Function
PCLK, PCLK	Input	LVPECL	Clock signal input
CCLK	Input	LVCMOS	Alternative clock signal input
CLK_SEL	Input	LVCMOS	Clock input select
CLK_STOP	Input	LVCMOS	Clock output enable/disable
OE	Input	LVCMOS	Output enable/disable (high-impedance tristate)
Q0–11	Output	LVCMOS	Clock outputs
GND	Supply	Ground	Negative power supply (GND)
V _{CC}	Supply	V _{CC}	Positive power supply for I/O and core. All $V_{\rm CC}$ pins must be connected to the positive power supply for correct operation

Table 3. Absolute Maximum Ratings⁽¹⁾

Symbol	Characteristics	Min	Max	Unit
V _{CC}	Supply Voltage	-0.3	3.9	V
V _{IN}	DC Input Voltage	-0.3	V _{CC} + 0.3	V
V _{OUT}	DC Output Voltage	-0.3	V _{CC} + 0.3	V
I _{IN}	DC Input Current		±20	mA
I _{OUT}	DC Output Current		±50	mA
T _{Stor}	Storage temperature	-65	125	°C

1. Absolute maximum continuous ratings are those maximum values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation at absolute-maximum-rated conditions is not implied.

Table 4. General Specifications

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
V _{TT}	Output Termination Voltage		V _{CC} ÷ 2		V	
MM	ESD Protection (Machine model)	200			V	
HBM	ESD Protection (Human body model)	2000			V	
LU	Latch-up Immunity	200			mA	
C _{PD}	Power Dissipation Capacitance		10		pF	Per output
C _{IN}	Input Capacitance		4.0		pF	Inputs

Table 5. DC Characteristics (V_{CC} = 3.3 V \pm 5%, T_A = -40°C to +85°C)

Symbol	Characteristics		Min	Тур	Max	Unit	Condition
V _{IH}	Input HIGH Voltage		2.0		V _{CC} + 0.3	V	LVCMOS
V _{IL}	Input LOW Voltage		-0.3		0.8	V	LVCMOS
V _{PP}	Peak-to-Peak Input Voltage PC	CLK	250			mV	LVPECL
V _{CMR} ⁽¹⁾	Common Mode Range PC	CLK	1.1		$V_{CC} - 0.6$	V	LVPECL
I _{IN}	Input Current ⁽²⁾				300	μA	$V_{IN} = V_{CC}$ or GND
V _{OH}	Output HIGH Voltage		2.4			V	I _{OH} = -24 mA ⁽³⁾
V _{OL}	Output LOW Voltage				0.55 0.30	V V	$I_{OL} = 24 \text{ mA}^{(3)}$ $I_{OL} = 12 \text{ mA}$
Z _{OUT}	Output Impedance			17		Ω	
I _{CCQ} ⁽⁴⁾	Maximum Quiescent Supply Current				2.0	mA	All V _{CC} Pins

1. V_{CMR} (DC) is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the V_{CMR} range and the input swing lies within the V_{PP} (DC) specification.

2. Input pull-up / pull-down resistors influence input current.

3. The MPC9448 is capable of driving 50 Ω transmission lines on the incident edge. Each output drives one 50 Ω parallel terminated transmission line to a termination voltage of V_{TT}. Alternatively, the device drives up to two 50 Ω series terminated transmission lines (for V_{CC} = 3.3 V) or one 50 Ω series terminated transmission line (for V_{CC} = 2.5 V).

4. I_{CCQ} is the DC current consumption of the device with all outputs open and the input in its default state or open.

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
f _{ref}	Input Frequency	0		350	MHz	
f _{MAX}	Maximum Output Frequency	0		350	MHz	
V _{PP}	Peak-to-Peak Input Voltage PCLK	400		1000	mV	LVPECL
V _{CMR} ⁽²⁾	Common Mode Range PCLK	1.3		V _{CC} - 0.8	V	LVPECL
t _{P, REF}	Reference Input Pulse Width	1.4			ns	
t _r , t _f	CCLK Input Rise/Fall Time			1.0 ⁽³⁾	ns	0.8 to 2.0 V
t _{PLH/HL} t _{PLH/HL}	Propagation Delay PCLK to any Q CCLK to any Q	1.6 1.3		3.6 3.3	ns ns	
t _{PLZ, HZ}	Output Disable Time			11	ns	
t _{PZL, LZ}	Output Enable Time			11	ns	
t _S	Setup Time CCLK to CLK_STOP PCLK to CLK_STOP	0.0 0.0			ns ns	
t _H	Hold Time CCLK to CLK_STOP PCLK to CLK_STOP	1.0 1.5			ns ns	
t _{sk(O)}	Output-to-Output Skew			150	ps	
t _{sk(PP)}	Device-to-Device Skew PCLK or CCLK to any Q			2.0	ns	
t _{SK(P)}	Output Pulse skew ⁽⁴⁾ Using CCLK Using PCLK			300 400	ps ps	
DCQ	Output Duty Cycle f _Q <170 MHz	45	50	55	%	DC _{REF} = 50%
t _r , t _f	Output Rise/Fall Time	0.1		1.0	ns	0.55 to 2.4 V

Table 6. AC Characteristics (V_{CC} = 3.3 V \pm 5%, T_A = -40°C to +85°C)⁽¹⁾

1. AC characteristics apply for parallel output termination of 50 Ω to V_TT.

 V_{CMR} (AC) is the crosspoint of the differential input signal. Normal AC operation is obtained when the crosspoint is within the V_{CMR} range and the input swing lies within the V_{PP} (AC) specification. Violation of V_{CMR} or V_{PP} impacts t_{PLH/HL} and t_{SK(PP)}.

3. Violation of the 1.0 ns maximum input rise and fall time limit will affect the device propagation delay, device-to-device skew, reference input pulse width, output duty cycle and maximum frequency specifications.

4. Output pulse skew is the absolute difference of the propagation delay times: $|t_{pLH} - t_{pHL}|$.

Table 7. DC Characteristics (V_{CC} = 2.5 V \pm 5%, T_A = -40°C to +85°C)

Symbol	Characteristics		Min	Тур	Max	Unit	Condition
V _{IH}	Input high voltage		1.7		V _{CC} + 0.3	V	LVCMOS
V _{IL}	Input low voltage		-0.3		0.7	V	LVCMOS
V _{PP}	Peak-to-peak input voltage	PCLK	250			mV	LVPECL
V _{CMR} ⁽¹⁾	Common Mode Range	PCLK	1.0		V _{CC} – 0.7	V	LVPECL
I _{IN}	Input current ⁽²⁾				300	μ A	$V_{IN} = GND \text{ or } V_{IN} = V_{CC}$
V _{OH}	Output High Voltage		1.8			V	I _{OH} = -15 mA ⁽³⁾
V _{OL}	Output Low Voltage				0.6	V	I _{OL} = 15 mA ⁽³⁾
Z _{OUT}	Output impedance			19		Ω	
I _{CCQ} ⁽⁴⁾	Maximum Quiescent Supply Current				2.0	mA	All V _{CC} Pins

1. V_{CMR} (DC) is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the V_{CMR} range and the input swing lies within the V_{PP} (DC) specification.

2. Input pull-up / pull-down resistors influence input current.

3. The MPC9448 is capable of driving 50 Ω transmission lines on the incident edge. Each output drives one 50 Ω parallel terminated transmission line to a termination voltage of V_{TT}. Alternatively, the device drives one 50 Ω series terminated transmission lines at V_{CC} = 2.5 V.

4. I_{CCQ} is the DC current consumption of the device with all outputs open and the input in its default state or open.

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
f _{ref}	Input Frequency	0		350	MHz	
f _{MAX}	Maximum Output Frequency	0		350	MHz	
V _{PP}	Peak-to-peak input voltage PCLK	400		1000	mV	LVPECL
$V_{CMR}^{(2)}$	Common Mode Range PCLK	1.2		V _{CC} - 0.8	V	LVPECL
t _{P, REF}	Reference Input Pulse Width	1.4			ns	
t _r , t _f	CCLK Input Rise/Fall Time			1.0 ⁽³⁾	ns	0.8 to 2.0 V
t _{PLH/HL} t _{PLH/HL}	Propagation delay PCLK to any Q CCLK to any Q	1.5 1.7		4.2 4.4	ns ns	
t _{PLZ, HZ}	Output Disable Time			11	ns	
t _{PZL, LZ}	Output Enable Time			11	ns	
t _S	Setup time CCLK to CLK_STOP PCLK to CLK_STOP	0.0 0.0			ns ns	
t _H	Hold time CCLK to CLK_STOP PCLK to CLK_STOP	1.0 1.5			ns ns	
t _{sk(O)}	Output-to-output Skew			150	ps	
t _{sk(PP)}	Device-to-device Skew PCLK or CCLK to any Q			2.7	ns	
t _{SK(p)}	Output pulse skew ⁽⁴⁾ Using CCLK Using PCLK			200 300	ps ps	
DC _Q	$\begin{array}{llllllllllllllllllllllllllllllllllll$	45 45	50 50	55 55	% %	DC _{REF} = 50%
t _r , t _f	Output Rise/Fall Time	0.1		1.0	ns	0.6 to 1.8 V


Table 8. AC Characteristics ($V_{CC} = 2.5 \text{ V} \pm 5\%$, $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$) ⁽¹⁾	Table 8. AC Ch	aracteristics (V	$_{\rm CC} = 2.5 \text{ V} \pm 5\%$	$T_{A} = -40^{\circ}C$ to	+85°C) ⁽¹⁾
--	----------------	------------------	-------------------------------------	---------------------------	-----------------------

AC characteristics apply for parallel output termination of 50 Ω to V_{TT}.
V_{CMR} (AC) is the crosspoint of the differential input signal. Normal AC operation is obtained when the crosspoint is within the V_{CMR} range and the input swing lies within the V_{PP} (AC) specification. Violation of V_{CMR} or V_{PP} impacts t_{PLH/HL} and t_{SK(PP)}.
Violation of the 1.0 ns maximum input rise and fall time limit will affect the device propagation delay, device-to-device skew, reference input

pulse width, output duty cycle and maximum frequency specifications.

4. Output pulse skew is the absolute difference of the propagation delay times: | $t_{pLH} - t_{pHL}$ |.

APPLICATION INFORMATION



Driving Transmission Lines

The MPC9448 clock driver was designed to drive highspeed signals in a terminated transmission line environment. To provide the optimum flexibility to the user, the output drivers were designed to exhibit the lowest impedance possible. With an output impedance of 17 Ω (V_{CC} = 3.3 V), the outputs can drive either parallel or series terminated transmission lines. For more information on transmission lines, the reader is referred to Freescale application note AN1091. In most high performance clock networks, point-topoint distribution of signals is the method of choice. In a pointto-point scheme, either series terminated or parallel terminated transmission lines can be used. The parallel technique terminates the signal at the end of the line with a 50 Ω resistance to V_{CC}÷2.





Figure 4. Single versus Dual Transmission Lines

This technique draws a fairly high level of DC current ,and thus, only a single terminated line can be driven by each output of the MPC9448 clock driver. For the series terminated case, however, there is no DC current draw; thus, the outputs can drive multiple series terminated lines. Figure 4 illustrates an output driving a single series terminated line versus two series terminated lines in parallel. When taken to its extreme, the fanout of the MPC9448 clock driver is effectively doubled due to its capability to drive multiple lines at V_{CC} = 3.3 V.



Termination Waveforms

The waveform plots in Figure 5 show the simulation results of an output driving a single line versus two lines. In both cases, the drive capability of the MPC9448 output buffer is more than sufficient to drive 50 Ω transmission lines on the incident edge. Note from the delay measurements in the simulations, a delta of only 43 ps exists between the two differently loaded outputs. This suggests that the dual line driving need not be used exclusively to maintain the tight output-to-output skew of the MPC9448. The output waveform in Figure 5 shows a step in the waveform. This step is caused by the impedance mismatch seen looking into the driver. The parallel combination of the 33 Ω series resistor plus the output impedances. The voltage wave launched down the two lines will equal:

$$\begin{array}{l} \mathsf{V}_{\mathsf{L}} = \mathsf{V}_{\mathsf{S}} \left(\mathsf{Z}_{0} \div (\mathsf{R}_{\mathsf{S}} + \mathsf{R}_{0} + \mathsf{Z}_{0}) \right) \\ \mathsf{Z}_{0} = 50 \ \Omega \ || \ 50 \ \Omega \\ \mathsf{R}_{\mathsf{S}} = 33 \ \Omega \ || \ 50 \ \Omega \\ \mathsf{R}_{0} = 17 \ \Omega \\ \mathsf{V}_{\mathsf{L}} = 3.0 \ (25 \div (16.5 + 17 + 25)) \\ = 1.28 \ \mathsf{V} \end{array}$$

At the load end, the voltage will double, due to the near unity reflection coefficient, to 2.5 V. It will then increment towards the quiescent 3.0 V in steps separated by one round trip delay (in this case 4.0 ns). Since this step is well above the threshold region, it will not cause any false clock triggering; however, designers may be uncomfortable with unwanted reflections on the line. To better match the impedances when driving multiple lines, the situation in Figure 6 should be used. In this case, the series terminating resistors are reduced such that when the parallel combination is added to the output buffer impedance, the line impedance is perfectly matched.




Figure 6. Optimized Dual Line Termination

Power Consumption of the MPC9448 and Thermal Management

The MPC9448 AC specification is guaranteed for the entire operating frequency range up to 350 MHz. The MPC9448 power consumption, and the associated long-term reliability, may decrease the maximum frequency limit, depending on operating conditions such as clock frequency, supply voltage, output loading, ambient temperature, vertical convection and thermal conductivity of package and board. This section describes the impact of these parameters on the junction temperature and gives a guideline to estimate the MPC9448 die junction temperature and the associated device reliability. For a complete analysis of power consumption as a function of operating conditions and associated long term device reliability, please refer to the Freescale application note AN1545. According the AN1545. the long-term device reliability is a function of the die junction temperature:

Junction Temperature (°C)	MTBF (Years)
100	20.4
110	9.1
120	4.2
130	2.0

Increased power consumption will increase the die junction temperature and impact the device reliability (MTBF). According to the system-defined tolerable MTBF, the die junction temperature of the MPC9448 needs to be controlled, and the thermal impedance of the board/package should be optimized. The power dissipated in the MPC9448 is represented in equation 1.

Where I_{CCQ} is the static current consumption of the MPC9448, C_{PD} is the power dissipation capacitance per output. (M) ΣC_L represents the external capacitive output load, and N is the number of active outputs (N is always 12 in case of the MPC9448). The MPC9448 supports driving transmission lines to maintain high signal integrity and tight timing parameters. Any transmission line will hide the lumped capacitive load at the end of the board trace, therefore, ΣC_L is zero for controlled transmission line systems and can be eliminated from equation 1. Using parallel termination output, termination results in equation 2 for power dissipation.

In equation 2, P stands for the number of outputs with a parallel or thevenin termination. V_{OL} , I_{OL} , V_{OH} and I_{OH} are a function of the output termination technique, and DC_Q is the clock signal duty cycle. If transmission lines are used, ΣC_L is zero in equation 2 and can be eliminated. In general, the use of controlled transmission line techniques eliminates the impact of the lumped capacitive loads at the end lines and greatly reduces the power dissipation of the device. Equation 3 describes the die junction temperature T_J as a function of the power consumption.

Where R_{thja} is the thermal impedance of the package (junction to ambient), and T_A is the ambient temperature. According to Figure 9, the junction temperature can be used to estimate the long-term device reliability. Further, combining equation 1 and equation 2 results in a maximum operating frequency for the MPC9448 in a series terminated transmission line system, equation 4.

$$P_{TOT} = \left[I_{CCQ} + V_{CC} \cdot f_{CLOCK} \cdot \left(N \cdot C_{PD} + \sum_{M} C_{L} \right) \right] \cdot V_{CC}$$
Equation 1

$$P_{TOT} = V_{CC} \cdot \left[I_{CCQ} + V_{CC} \cdot f_{CLOCK} \cdot \left(N \cdot C_{PD} + \sum_{M} C_{L} \right) \right] + \sum_{P} \left[DC_{Q} \cdot I_{OH} \cdot \left(V_{CC} - V_{OH} \right) + (1 - DC_{Q}) \cdot I_{OL} \cdot V_{OL} \right]$$
Equation 2
$$T_{J} = T_{A} + P_{TOT} \cdot R_{thia}$$
Equation 3

$$f_{\text{CLOCK,MAX}} = \frac{1}{C_{\text{PD}} \cdot \text{N} \cdot \text{V}^{2}_{\text{CC}}} \cdot \left[\frac{T_{j,\text{MAX}} - T_{\text{A}}}{R_{\text{thja}}} - (I_{\text{CCQ}} \cdot V_{\text{CC}}) \right]$$
Equation 4

RENESAS

Operating frequency MHz

 $T_{J,MAX}$ should be selected according to the MTBF system requirements, and Figure 9 R_{thja} can be derived from Figure 10. The R_{thja} represent data based on 1S2P boards. Using 2S2P boards will result in a lower thermal impedance than indicated below.

Table 10.	Thermal Package	Impedance of	the 32ld I QFP
	Thomas Tuonage	inipedunce of	

Convection, LFPM	R _{thja} (1P2S board), °C/W	R _{thja} (2P2S board), °C/W	
Still air	86	61	
100 lfpm	76	56	
200 lfpm	71	54	
300 lfpm	68	53	
400 lfpm	66	52	
500 lfpm	60	49	

If the calculated maximum frequency is below 350 MHz, it becomes the upper clock speed limit for the given application conditions. The following eight derating charts describe the safe frequency operation range for the MPC9448. The charts were calculated for a maximum tolerable die junction temperature of 110°C (120°C), corresponding to an estimated MTBF of 9.1 years (4 years), a supply voltage of 3.3 V and series terminated transmission line or capacitive loading. Depending on a given set of these operating conditions and the available device convection, a decision on the maximum operating frequency can be made.




Figure 7. Maximum MPC9448 Frequency, V_{CC} = 3.3 V, MTBF 9.1 Years, Driving Series Terminated transmission lines, 2s2p board






Figure 9. No maximum Frequency Limitation for V_{CC} = 3.3 V, MTBF 4 Years, Driving Series Terminated Transmission Lines, 2s2p Board



Figure 8. Maximum MPC9448 frequency, V_{CC} = 3.3 V, MTBF 9.1 Years, 4 pF Load per Line, 2s2p Board





The Following Figures Illustrate the Measurement Reference for the MPC9448 Clock Driver Circuit




Figure 11. CCLK MPC9448 AC Test Reference for V_{CC} = 3.3 V and V_{CC} = 2.5 V




Figure 12. PCLK MPC9448 AC Test Reference






Figure 13. Propagation Delay (t_{PD}) Test Reference




The pin-to-pin skew is defined as the worst case difference in propagation delay between any similar delay path within a single device.

Figure 15. Output-to-Output Skew t_{SK(LH, HL)}




The time from the output controlled edge to the noncontrolled edge, divided by the time between output controlled edges, expressed as a percentage.

Figure 17. Output Duty Cycle (DC)



The variation in cycle time of a signal between adjacent cycles, over a random sample of adjacent cycle pairs.







Figure 14. Propagation Delay (t_{PD}) Test Reference








Figure 18. Output Transition Time Test Reference





Figure 20. Setup and Hold Time (t_S, t_H) Test Reference

PACKAGE DIMENSIONS



CASE 873A-03 ISSUE B 32-LEAD LQFP PACKAGE

Revision History Sheet

Rev	Table	Page	Description of Change	Date
7		1	NRND – Not Recommend for New Designs	12/21/12
7		1	Removed NRND - Not Recommended for New Designs	2/13/15
7		1	Product Discontinuation Notice - Last time buy expires September 7, 2016. PDN N-16-02	3/15/16



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners. **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: <u>www.renesas.com/contact/</u>