

SBS 1.1-COMPLIANT GAS GAUGE ENABLED WITH IMPEDANCE TRACK™ TECHNOLOGY FOR USE WITH THE bg29330

FEATURES

- Next Generation Patented Impedance Track™ **Technology accurately Measures Available** Charge in Li-Ion and Li-Polymer Batteries
- Better than 1% Error Over Lifetime of the Battery
- Instant Accuracy No Learning Cycle Required
- Supports the Smart Battery Specification SBS V1.1
- Powerful 8-Bit RISC CPU With Ultra-Low Power Modes
- Works With the TI bq29330 Analog Front-End (AFE) Protection IC to Provide Complete Pack **Electronics Solution**
- **Full Array of Programmable Protection Features**
 - Voltage, Current and Temperature
- Fully Integrated High Accurate Clock
- Flexible Configuration for 2 to 4 Series Li-Ion • and Li-Polymer Cells
- Integrated Field Programmable FLASH Memory Eliminates the Need for External **Configuration Memory**
- Smart Battery Charger Control Feature
- **Two 16-Bit Delta-Sigma Converter**
 - Accurate Voltage and Temperature **Measurements**
 - Integrating Coloumb Counter for Charge Flow
 - Better Than 0.65 nVh of Resolution
 - Self-Calibrating
- **Supports SHA-1 Authentication**
- 20-Pin TSSOP (PW)

APPLICATIONS

- Notebook PCs
- Medical and Test Equipment
- **Portable Instrumentation**

DESCRIPTION

The bq20z70 SBS-compliant gas gauge IC, Track™ incorporating patented Impedance technology, is designed for battery-pack or in-system installation. The bg20z70 measures and maintains an accurate record of available charge in Li-ion or using Li-polymer batteries its integrated high-performance analog peripherals. The bq20z70 monitors capacity change, battery impedance, open-circuit voltage, and other critical parameters of the battery pack, and reports the information to the system host controller over a serial-communication bus. It is designed to work with the bg29330 analog front-end (AFE) protection IC to maximize functionality and safety, and minimize component count and cost in smart battery circuits.

The Impedance Track technology continuously analyzes the battery impedance, resulting in superior gas-gauging accuracy. This enables remaining capacity to be calculated with discharge rate, temperature, and cell aging all accounted for during each stage of every cycle.

AVAILABLE OPTIONS

	PACKAGE ⁽¹⁾							
T _A	20-PIN TSSOP (PW) Tube	20-PIN TSSOP (PW) Tape and Reel						
–40°C to 85°C	bq20z70PW ⁽²⁾	bq20z70PWR ⁽³⁾						

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.


(2) A single tube quantity is 50 units.

(3) A single reel quantity is 2000 units



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. IMPEDANCE TRACK is a trademark of Texas Instruments.

SYSTEM PARTITIONING DIAGRAM



TERMINAL FUNCTIONS

TE	RMINAL	I/O ⁽¹⁾	DESCRIPTION					
NO.	NAME	1/011	DESCRIPTION					
1	XALERT	I	Alert interrupt input from bq29330. Connect directly to bq29330 XALERT pin					
2	TS2	I	2 nd thermistor voltage input connection to monitor temperature					
3	TS1	I	1 st thermistor voltage input connection to monitor temperature					
4	CLKOUT	0	32.768kHz output for bq29330 watchdog. Connect directly to bq29330 WDI pin					
5	PRES	I	Active low input to sense system insertion					
6	PFIN	I	Active low input to sense secondary protector output status					
7	SAFE	0	Active high output to enforce additional level of safety, e.g. fuse blow					
8	SMBD	I/OD	SMBus data open drain bidirectional pin used for communication with bq20z70					
9	NC	-	Not used - leave floating					
10	SMBC	I/OD	SMBus clock open drain bidirectional pin used for communication with bq20z70					
11	SDATA	I/OD	Data transfer line from and to bq29330. Connect directly to SDATA pin of bq29330					
12	SCLK	I/OD	Data clock line to bq29330. Connect directly to SCLK pin of bq29330					
13	VSS	I/OD	VSS					
14	SRP	IA	Connection for a small-value resistor to monitor the battery charge and discharge current flow					
15	SRN	IA	Connection for a small-value resistor to monitor the battery charge and discharge current flow					
16	MRST	I	Master reset input that forces the device into reset when held low. Connect directly to XRST pin of bq29330					
17	VSS	Р	Negative supply. Both VSS needs to be connected together					
18	VCC	Р	Positive supply					
19	VCELL+	I	Positive differential cell input. Connect directly to CELL+ pin of bq29330					
20	VCELL-	I	Negative differential cell input. Connect directly to CELL- pin of bq29330					

(1) I = Input, IA = Analog input, I/O = Input/output, I/OD = Input/Open-drain output, O = Output, OA = Analog output, P = Power

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		RANGE
V_{CC} relative to $V_{SS}^{(2)}$	Supply voltage range on VCC pin	-0.3 V to 2.75 V
$V_{(\text{IOD})}$ relative to $V_{\text{SS}}{}^{(2)}$	XALERT, PFIN, SAFE, SMBD, SMBC, SDATA, SCLK,	–0.3 V to 6.0 V
$V_{\rm I}$ relative to $V_{\rm SS}{}^{(2)}$	TS2, TS1, CLKOUT, PRES, SRP, SRN, MRST, VCELL+, VCELL-	–0.3 V to V _{CC} + 0.3 V
T _A	Operating free-air temperature range	–40°C to 85°C
T _{stg}	Storage temperature range	–65°C to 150°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) V_{SS} refers to Voltage at VSS pin.

ELECTRICAL CHARACTERISTICS

 V_{CC} = 2.4 V to 2.6 V, T_A = -40°C - 85°C (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
V_{DD}	Supply voltage	VDDA and VDDD	2.4	2.5	2.6	V		
	Operating made surrent	No flash programming		400 ⁽¹⁾				
I _{DD}	Operating mode current	bq20z70 + bq29330		475		μΑ		
	Low power storage mode overent	Sleep mode		8 ⁽¹⁾				
I _(SLP)	Low-power storage mode current	bq20z70 + bq29330			μΑ			
	Shutdown Current	Shutdown Mode		0.1 ⁽¹⁾				
I _(SLP)	Shutdown Current	bq20z70 + bq29330		μA				
V _{OL}	Output voltage low CLKOUT, SAFE, SMBD, SMBC, SDATA, SCLK	I _{OL} = 7 mA			0.4	V		
V _{OH}	Output high voltage CLKOUT, SAFE, SMBD,SMBC, SDATA, SCLK	I _{OH} = -0.5 mA	V _{CC} – 0.5			V		
V _{IL}	Input voltage low PRES, PFIN, SMBD, SMBC, SDATA, MRST				0.8	V		
V _{IH}	Input voltage high PRES, PFIN, SMBD, SMBC, SDATA, MRST		2.0			V		
C _{IN}	Input capacitance			5		pF		
V _(AI1)	Input voltage range TS1, TS2, VCELL+, VCELL-		- 0.2		0.8 x V _{CC}	V		
V _(AI2)	Input voltage range SRP, SRN		- 0.2		0.2	v		
Z _(AI1)	Input impedance TS1, TS2, VCELL+, VCELL -	0 V – 1 V	8			MΩ		
Z _(AI2)	Input impedance SRP, SRN	0 V – 1 V	2.5			MΩ		

(1) This value does not include the bq29330

POWER-ON RESET

 V_{CC} = 2.4 V to 2.6 V, T_{A} = –40°C to 85°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IT-}	Negative-going voltage input		1.7	1.8	1.9	V
V_{HYS}	Power-on reset hysteresis		50	125	200	mV



INTEGRATING ADC (Coulomb Counter) CHARACTERISTICS

 V_{CC} = 2.4 V to 2.6 V, T_A = –40°C to 85°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _(SR)	Input voltage range, $V_{(SRN)}$ and $V_{(SRP)}$	$V_{(SR)} = V(SRP) - V(SRN)$	-0.20		0.20	V
V _(SROS)	Input offset	T _A =25°C to 85°C		10		μV
INL	Integral nonlinearity error			±0.007%	±0.037%	

OSCILLATOR

 V_{CC} = 2.4 V to 2.6 V, T_A = -40°C to 85°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
HIGH F	REQUENCY OSCILLATOR					
f (OSC)	Operating frequency			4.194		MHz
4	Frequency error ⁽¹⁾⁽²⁾		-3%	0.25%	3%	
t (EIO)	Frequency error (17)	T _A = 20°C to 70°C	-2%	0.25%	2%	
f _(sxo)	Start-up time (3)			2.5	5	ms
LOW FF	REQUENCY OSCILLATOR					
f (LOSC)	Operating frequency			32.768		kHz
4	F (2)(4)		-2.5%	0.25%	2.5%	
f (LEIO)	Frequency error ⁽²⁾⁽⁴⁾	T _A = 20°C to 70°C	-1.5%	0.25%	1.5%	
f (Lsxo)	Start-up time ⁽⁵⁾				500	μs

(1) The frequency error is measured from 4.194 MHz.

(1) The frequency drift is included and measured from the trimmed frequency at V $_{CC}$ = 2.5 V, T $_{A}$ = 25°C. (3) The start-up time is defined as the time it takes for the oscillator output frequency to be within 1% of the specified frequency.

(4) The frequency error is measured from 32.768 kHz.

(5) The start-up time is defined as the time it takes for the oscillator output frequency to be $\pm 3\%$.

DATA FLASH MEMORY CHARACTERISTICS

 V_{CC} = 2.4 V to 2.6 V, T_A = -40°C to 85°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{DR}	Data retention	See ⁽¹⁾	10			Years
	Flash programming write-cycles	See ⁽¹⁾	20,000			Cycles
t(WORDPROG)	Word programming time	See ⁽¹⁾			2	ms
I(DDPROG)	Flash-write and erase supply current	See ⁽¹⁾		5	10	mA

(1) Specified by design. Not production tested

SMBus TIMING SPECIFICATIONS


 V_{CC} = 2.4 V to 2.6 V, T_{A} = –40°C to 85°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
f _{SMB}	SMBus operating frequency	Slave mode, SMBC 50% duty cycle	10		100				
f _{MAS}	SMBus master clock frequency	Master mode, no clock low slave extend		51.2		kHz			
t _{BUF}	Bus free time between start and stop		4.7						
t _{HD:STA}	Hold time after (repeated) start		4						
t _{SU:STA}	Repeated start setup time		4.7			μs			
t _{SU:STO}	Stop setup time		4						
	Data hald time	Receive mode	0						
t _{HD:DAT}	Data hold time	Transmit mode	300			ns			
t _{SU:DAT}	Data setup time		250						
t _{TIMEOUT}	Error signal/detect	See (1)	25		35	ms			
t _{LOW}	Clock low period		4.7						
t _{HIGH}	Clock high period	See ⁽²⁾	4		50	μs			
t _{LOW:SEXT}	Cumulative clock low slave extend time	See ⁽³⁾			25				
t _{LOW:MEXT}	Cumulative clock low master extend time	See ⁽⁴⁾			10	ms			
t _F	Clock/data fall time	$(V_{ILMAX} - 0.15 \text{ V})$ to $(V_{IHMIN} + 0.15 \text{ V})$			300	20			
t _R	Clock/data rise time	0.9 VCC to (VILMAX – 0.15 V)			1000	ns			

The bq20z70 times out when any clock low exceeds t_{TIMEOUT}.
 t_{HIGH:MAX} is minimum bus idle time. SMBC = 1 for t > 50 μs causes reset of any transaction involving the bq20z70 that is in progress.

t_{LOW:SEXT} is the cumulative time a slave device is allowed to extend the clock cycles in one message from initial start to the stop. (3)

(4) t_{LOW:MEXT} is the cumulative time a master device is allowed to extend the clock cycles in one message from initial start to the stop.



SMBus TIMING DIAGRAM

SCLKACK is the acknowledge-related clock pulse generated by the master.

FEATURE SET

Primary (1st Level) Safety Features

The bq20z70 supports a wide range of battery and system protection features that can easily be configured. The primary safety features include:

- Cell over/under voltage protection
- Charge and Discharge overcurrent
- Short Circut
- Charge and Discharge Overtemperature
- AFE Watchdog

Secondary (2nd Level) Safety Features

The secondary safety features of the bq20z70 can be used to indicate more serious faults via the SAFE (pin 7). This pin can be used to blow an in-line fuse to permanently disable the battery pack from charging or discharging. The secondary safety protection features include:

- Safety overvoltage
- Safety overcurrent in Charge and Discharge
- Safety overtemperature in Charge and Discharge
- Charge FET and 0 Volt Charge FET fault
- Discharge FET fault
- AFE communication fault

Charge Control Features

The bq20z70 charge control features include:

- Reports the appropriate charging current needed for constant current charging and the appropriate charging voltage needed for constant voltage charging to a smart charger using SMBus broadcasts.
- Determines the chemical state of charge of each battery cell using Impedance Track[™] and can reduce the charge difference of the battery cells in fully charged state of the battery pack gradually using cell balancing algorithm during charging. This prevents fully charged cells from overcharging and causing excessive degradation and also increases the usable pack energy by preventing premature charge termination
- Supports pre-charging/zero-volt charging
- Support fast charging
- Supports charge inhibit and charge suspend if battery pack temperature is out of temperature range
- Reports charging fault and also indicate charge status via charge and discharge alarms.

Gas Gauging

The bq20z70 uses the Impedance Track[™] Technology to measure and calculate the available charge in battery cells. The achievable accuracy is better than 1% error over the lifetime of the battery and there is no full charge discharge learning cycle required.

See Theory and Implementation of Impedance Track Battery Fuel-Gauging Algorithm application note (SLUA364) for further details.

Authentication

The bq20z70 supports authentication by the host using SHA-1.

FEATURE SET (continued)

Power Modes

The bq20z70 supports 3 different power modes to reduce power consumption:

- In Normal Mode, the bq20z70 performs measurements, calculations, protection decisions and data updates in 1 second intervals. Between these intervals, the bq20z70 is in a reduced power stage.
- In Sleep Mode, the bq20z70 performs measurements, calculations, protection decisions and data update in adjustable time intervals. Between these intervals, the bq20z70 is in a reduced power stage. The bq20z70 has a wake function that enables exit from Sleep mode, when current flow or failure is detected.
- In Shutdown Mode the bq20z70 is completely disabled.

CONFIGURATION

Oscillator Function

The bq20z70 fully integrates the system oscillators. Therefore, the bq20z70 requires no external components for this feature.

System Present Operation

The bq20z70 pulls the PU pin high periodically (1 s). Connect this pin to the PRES pin of the bq20z70 via a resistor of approximately 5 k Ω . The bq20z70 measures the PRES input during the PU-active period to determine its state. If PRES input is pulled to ground by external system, the bq20z70 detects this as system present.

BATTERY PARAMETER MEASUREMENTS

The bq20z70 uses an integrating delta-sigma analog-to-digital converter (ADC) for current measurement, and a second delta-sigma ADC for individual cell and battery voltage, and temperature measurement.

Charge and Discharge Counting

The integrating delta-sigma ADC measures the charge/discharge flow of the battery by measuring the voltage drop across a small-value sense resistor between the SR1 and SR2 pins. The integrating ADC measures bipolar signals from -0.25 V to 0.25 V. The bq20z70 detects charge activity when $V_{SR} = V_{(SR1)}-V_{(SR2)}$ is positive and discharge activity when $V_{SR} = V_{(SR1)}-V_{(SR2)}$ is negative. The bq20z70 continuously integrates the signal over time, using an internal counter. The fundamental rate of the counter is 0.65 nVh.

Voltage

The bq20z70 updates the individual series cell voltages through the bq29330 at one second intervals. The bq20z70 configures the bq29330 to connect the selected cell, cell offset, or bq29330 VREF to the CELL pin of the bq29330, which is required to be connected to VIN of the bq20z70. The internal ADC of the bq20z70 measures the voltage, scales and calibrates it appropriately. This data is also used to calculate the impedance of the cell for the Impedance Track[™] gas-gauging.

Current

The bq20z70 uses the SRP and SRN inputs to measure and calculate the battery charge and discharge current using a 5 m Ω to 20 m Ω typ. sense resistor.

Auto Calibration

The bq20z70 provides an auto-calibration feature to cancel the voltage offset error across SRN and SRP for maximum charge measurement accuracy. The bq20z70 performs auto-calibration when the SMBus lines stay low continuously for a minimum of 5 s.

Temperature

The bq20z70 has an internal temperature sensor and 2 external temperature sensor inputs TS1 and TS2 used in conjunction with two identical NTC thermistors (default are Semitec 103AT) to sense the battery environmental temperature. The bq20z70 can be configured to use internal or external temperature sensors.

FEATURE SET (continued)

COMMUNICATIONS

The bq20z70 uses SMBus v1.1 with Master Mode and package error checking (PEC) options per the SBS specification.

SMBus On and Off State

The bq20z70 detects an SMBus off state when SMBC and SMBD are logic-low for \geq 2 seconds. Clearing this state requires either SMBC or SMBD to transition high. Within 1 ms, the communication bus is available.

FEATURE SET (continued)

SBS Commands

Table 1. SBS COMMANDS


SBS Cmd	Mode	Name	Format	Size in Bytes	Min Value	Max Value	Default Value	Unit
0x00	R/W	ManufacturerAccess	hex	2	0x0000	Oxffff	_	
0x01	R/W	RemainingCapacityAlarm	unsigned int	2	0	65535	—	mAh or 10mWh
0x02	R/W	RemainingTimeAlarm	unsigned int	2	0	65535	—	min
0x03	R/W	BatteryMode	hex	2	0x0000	Oxffff	_	
0x04	R/W	AtRate	signed int	2	-32768	32767	—	mA or 10mW
0x05	R	AtRateTimeToFull	unsigned int	2	0	65535	—	min
0x06	R	AtRateTimeToEmpty	unsigned int	2	0	65535	_	min
0x07	R	AtRateOK	unsigned int	2	0	65535	_	
0x08	R	Temperature	unsigned int	2	0	65535	_	0.1°K
0x09	R	Voltage	unsigned int	2	0	20000	_	mV
0x0a	R	Current	signed int	2	-32768	32767	_	mA
0x0b	R	AverageCurrent	signed int	2	-32768	32767	_	mA
0x0c	R	MaxError	unsigned int	1	0	100	_	%
0x0d	R	RelativeStateOfCharge	unsigned int	1	0	100	_	%
0x0e	R	AbsoluteStateOfCharge	unsigned int	1	0	100	_	%
0x0f	R/W	RemainingCapacity	unsigned int	2	0	65535	_	mAh or 10mWh
0x10	R	FullChargeCapacity	unsigned int	2	0	65535	_	mAh or 10mWh
0x11	R	RunTimeToEmpty	unsigned int	2	0	65535	_	min
0x12	R	AverageTimeToEmpty	unsigned int	2	0	65535	_	min
0x13	R	AverageTimeToFull	unsigned int	2	0	65535	—	min
0x14	R	ChargingCurrent	unsigned int	2	0	65535	—	mA
0x15	R	ChargingVoltage	unsigned int	2	0	65535	_	mV
0x16	R	BatteryStatus	unsigned int	2	0x0000	Oxffff	_	
0x17	R/W	CycleCount	unsigned int	2	0	65535	_	
0x18	R/W	DesignCapacity	unsigned int	2	0	65535	_	mAh or 10mWh
0x19	R/W	DesignVoltage	unsigned int	2	7000	16000	14400	mV
0x1a	R/W	SpecificationInfo	unsigned int	2	0x0000	Oxffff	0x0031	
0x1b	R/W	ManufactureDate	unsigned int	2	0	65535	0	
0x1c	R/W	SerialNumber	hex	2	0x0000	Oxffff	0x0001	
0x20	R/W	ManufacturerName	String	11+1	_	—	Texas Instruments	ASCII
0x21	R/W	DeviceName	String	7+1	-	_	bq20z70	ASCII
0x22	R/W	DeviceChemistry	String	4+1	_	_	LION	ASCII
0x23	R	ManufacturerData	String	14+1	-	_	_	ASCII
0x2f	R/W	Authenticate	String	20+1	_	_		ASCII
0x3c	R	CellVoltage4	unsigned int	2	0	65535	_	mV
0x3d	R	CellVoltage3	unsigned int	2	0	65535	_	mV
0x3e	R	CellVoltage2	unsigned int	2	0	65535	_	mV
0x3f	R	CellVoltage1	unsigned int	2	0	65535	_	mV

Table 2. EXTENDED SBS COMMANDS

SBS Cmd	Mode	Name	Format	Size in Bytes	Min Value	Max Value	Default Value	Unit
0x45	R	AFEData	String	11+1	—	_	_	ASCII
0x46	R/W	FETControl	hex	1	0x00	Oxff	_	
0x4f	R	StateOfHealth	unsigned int	1	0	100	_	%
0x51	R	SafetyStatus	hex	2	0x0000	Oxffff	_	
0x53	R	PFStatus	hex	2	0x0000	Oxffff	_	
0x54	R	OperationStatus	hex	2	0x0000	Oxffff	_	
0x55	R	ChargingStatus	hex	2	0x0000	Oxffff	_	
0x57	R	ResetData	hex	2	0x0000	Oxffff	_	
0x5a	R	PackVoltage	unsigned int	2	0	65535	_	mV
0x5d	R	AverageVoltage	unsigned int	2	0	65535	_	mV
0x60	R/W	UnSealKey	hex	4	0x0000000	Oxffffffff	_	
0x61	R/W	FullAccessKey	hex	4	0x0000000	Oxffffffff	_	
0x62	R/W	PFKey	hex	4	0x0000000	Oxffffffff	_	
0x63	R/W	AuthenKey3	hex	4	0x0000000	Oxffffffff	_	
0x64	R/W	AuthenKey2	hex	4	0x0000000	Oxfffffff	—	
0x65	R/W	AuthenKey1	hex	4	0x0000000	Oxffffffff	_	
0x66	R/W	AuthenKey0	hex	4	0x0000000	Oxffffffff	_	
0x70	R/W	ManufacturerInfo	String	8+1	—	—	-	
0x71	R/W	SenseResistor	unsigned int	2	0	65535	-	μΩ
0x77	R/W	DataFlashSubClassID	hex	2	0x0000	Oxffff	-	
0x78	R/W	DataFlashSubClassPage1	hex	32	—	—	_	
0x79	R/W	DataFlashSubClassPage2	hex	32	—	—	-	
0x7a	R/W	DataFlashSubClassPage3	hex	32	—	—	_	
0x7b	R/W	DataFlashSubClassPage4	hex	32	—	—	—	
0x7c	R/W	DataFlashSubClassPage5	hex	32	—	—	—	
0x7d	R/W	DataFlashSubClassPage6	hex	32	—	_	_	
0x7e	R/W	DataFlashSubClassPage7	hex	32	_	_		
0x7f	R/W	DataFlashSubClassPage8	hex	32	_	_	_	

Application Schematic

The application schematic is on the following page.





PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	. ,					.,	(6)	()			
BQ20Z70PW-V160	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	20Z70	Samples
BQ20Z70PWR-V150	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	20Z70	Samples
BQ20Z70PWR-V160	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	20Z70	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TEXAS INSTRUMENTS

www.ti.com

23-Jun-2023

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
BQ20Z70PW-V160	PW	TSSOP	20	70	530	10.2	3600	3.5


PW0020A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.




PW0020A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0020A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated