

General Description

The MAX9961/MAX9962 dual, low-power, high-speed, pin electronics driver/comparator/load (DCL) ICs include, for each channel, a three-level pin driver, a dual comparator, variable clamps, and an active load. The driver features a wide voltage range and highspeed operation, includes high-impedance and activetermination (3rd-level drive) modes, and is highly linear even at low voltage swings. The dual comparator provides low dispersion (timing variation) over a wide variety of input conditions. The clamps provide damping of high-speed device-under-test (DUT) waveforms when the device is configured as a high-impedance receiver. The programmable load supplies up to 2mA of source and sink current. The load facilitates contact/continuity testing and pullup of high-output-impedance devices.

The MAX9961A/MAX9962A provide tight matching of offset for the drivers and the comparators, allowing reference levels to be shared across multiple channels in cost-sensitive systems. Use the MAX9961B/MAX9962B for system designs that incorporate independent reference levels for each channel.

The MAX9961/MAX9962 provide high-speed, differential control inputs compatible with LVPECL, LVDS, and GTL. The MAX9961/MAX9962 are available with optional internal termination resistors. The open-collector comparator outputs are available with or without internal pullup resistors. The optional internal resistors significantly reduce the discrete component count on the circuit board.

A 3-wire, low-voltage, CMOS-compatible serial interface programs the low-leakage, slew-rate limit, and tri-state/ terminate operational configurations of the MAX9961/ MAX9962.

The MAX9961/MAX9962s' operating range is -1.5V to +6.5V with power dissipation of only 900mW per channel. The devices are available in a 100-pin, 14mm x 14mm body, and 0.5mm pitch TQFP. An exposed 8mm x 8mm die pad on the top (MAX9961) or bottom (MAX9962) of the package facilitates efficient heat removal. The device is specified to operate with an internal die temperature of +70°C to +100°C, and features a die temperature monitor output.

Applications

Low-Cost Mixed-Signal/System-on-Chip ATE Commodity Memory ATE PCI or VXI Programmable Digital Instruments Features

- **♦** Low Power Dissipation: 900mW/Channel (typ)
- ♦ High Speed: 500Mbps at 3VP-P
- ♦ Programmable 2mA Active-Load Current
- **♦ Low Timing Dispersion**
- ♦ Wide -1.5V to +6.5V Operating Range
- **♦** Active Termination (3rd-Level Drive)
- ♦ Low-Leakage Mode: 15nA (max)
- ♦ Integrated Clamps
- ♦ Interface Easily with Most Logic Families
- **♦ Integrated PMU Connection**
- ♦ Digitally Programmable Slew Rate
- **♦ Internal Termination Resistors**
- ♦ Low Offset Error

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE**
MAX9961ADCCQ	0°C to +70°C	100 TQFP-EPR
MAX9961AGCCQ*	0°C to +70°C	100 TQFP-EPR
MAX9961ALCCQ	0°C to +70°C	100 TQFP-EPR
MAX9961BDCCQ	0°C to +70°C	100 TQFP-EPR
MAX9961BGCCQ*	0°C to +70°C	100 TQFP-EPR
MAX9961BLCCQ	0°C to +70°C	100 TQFP-EPR
MAX9962ADCCQ*	0°C to +70°C	100 TQFP-EP
MAX9962AGCCQ*	0°C to +70°C	100 TQFP-EP
MAX9962ALCCQ*	0°C to +70°C	100 TQFP-EP
MAX9962BDCCQ*	0°C to +70°C	100 TQFP-EP
MAX9962BGCCQ*	0°C to +70°C	100 TQFP-EP
MAX9962BLCCQ*	0°C to +70°C	100 TQFP-EP

^{*}Future product—contact factory for availability.

Pin Configurations appear at end of data sheet. Selector Guide appears at end of data sheet.

^{**}EPR = Exposed pad reversed (top), EP = exposed pad (bottom).

ABSOLUTE MAXIMUM RATINGS

ADOUGH INAMINON NATI	1100
V _{CC} to GND	
VEE to GND	7.0V to +0.3V
VCC - VEE	0.3V to +18V
GS to GND	±1V
DATA_, NDATA_, RCV_, NRCV_, LDEN_,	
NLDEN_to GND	
DATA_to NDATA_, RCV_to NRCV_, LDEN_	_to NLDEN±1.5V
Vcco to GND	0.3V to +5V
SCLK, DIN, CS, RST, TDATA_, TRCV_,	
TLDEN_ to GND	1.0V to +5V
DHV_, DLV_, DTV_, CHV_, CLV_, COM_,	
FORCE_, SENSE_ to GND	2.5V to +7.5V
DUT_, LDH_, LDL_ to GND	2.5V to +7.5V
CPHV_ to GND	
CPLV_to GND	3.5V to +7.5V
DHV_ to DLV	±10V

DHV_ to DTV±10V
DLV_ to DTV±10V
CHV_ or CLV_ to DUT±10V
CH_, NCH_, CL_, NCL_ to GND2.5V to +5V
All Other Pins to GND(V_{EE} - 0.3V) to (V_{CC} + 0.3V)
DHV_, DLV_, DTV_, CHV_, CLV_, CPHV_, CPLV_Current ±10mA
TEMP Current0.5mA to +20mA
DUT_ Short Circuit to -1.5V to +6.5VContinuous
Power Dissipation $(T_A = +70^{\circ}C)$
MAX9961CCQ (derate 167mW/°C above +70°C)13.3W*
MAX9962CCQ (derate 45.5mW/°C above +70°C)3.6W*
Storage Temperature Range65°C to +150°C
Junction Temperature+125°C
Lead Temperature (soldering, 10s)+300°C

^{*}Dissipation wattage values are based on still air with no heat sink for the MAX9961 and slug soldered to board copper for the MAX9962. Actual maximum allowable power dissipation is a function of heat extraction technique and may be substantially higher.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(VCC = +9.75V, VEE = -5.25V, VCCO_ = +2.5V, SC1 = SC0 = 0, VCPHV_ = +7.2V, VCPLV_ = -2.2V, VLDH_ = VLDL_ = 0, VGS = 0, TJ = +85^{\circ}C$, unless otherwise noted. All temperature coefficients are measured at TJ = $+70^{\circ}C$ to $+100^{\circ}C$, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLIES						
Positive Supply	Vcc		9.5	9.75	10.5	V
Negative Supply	V _{EE}		-6.5	-5.25	-4.5	V
Positive Supply Current (Note 2)	laa	V _{LDH} _= V _{LDL} _= 0		90	110	mA
Positive Supply Current (Note 2)	ICC	V _{LDH} _= V _{LDL} _= 5V		100	120	IIIA
Negative Cumply Current (Neto 2)	1	V _{LDH} _= V _{LDL} _= 0		-180	-200	m A
Negative Supply Current (Note 2)	IEE	V _{LDH} _= V _{LDL} _= 5V		-190	-210	mA
Power Dissipation	PD	(Notes 2, 3)		1.8	2.1	W
DUT_ CHARACTERISTICS						
Operating Voltage Range	V _{DUT}	(Note 4)	-1.5		+6.5	V
Leakage Current in	1	LLEAK = $0, 0 \le V_{DUT} \le 3V$			±1.5	
High-Impedance Mode	IDUT	LLEAK = 0, V _{DUT} _= -1.5V, +6.5V			±3	μΑ
Leakage Current in		LLEAK = 1; V _{DUT} = -1.5V, 0, +3V; V _{LDH} = V _{LDL} = 0, 5V; T _J < +90°C			±15	
Low-Leakage Mode		LLEAK = 1, V _{DUT} _= 6.5V, T _J < +90°C, V _{CHV} _= V _{CLV} _= 6.5V, V _{LDH} _= V _{LDL} _= 0, 5V			±30	nA
Combined Canaditanes	Cour	Driver in term mode (DUT_ = DTV_)	1			n.E
Combined Capacitance	C _{DUT}	Driver in high-impedance mode		5		pF
Low-Leakage Enable Time		(Notes 5, 7)		20		μs

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +9.75V, V_{EE} = -5.25V, V_{CCO} = +2.5V, SC1 = SC0 = 0, V_{CPHV} = +7.2V, V_{CPLV} = -2.2V, V_{LDH} = V_{LDL} = 0, V_{GS} = 0, T_{J} = +85^{\circ}C, unless otherwise noted. All temperature coefficients are measured at <math>T_{J} = +70^{\circ}C$ to $+100^{\circ}C$, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Low-Leakage Disable Time		(Notes 6, 7)		20		μs
Low-Leakage Recovery		Time to return to the specified maximum leakage after a 3V, 4V/ns step at DUT_ (Note 7)		15		μs
LEVEL PROGRAMMING INPUTS	(DHV_, DLV_	, DTV_, CHV_, CLV_, CPHV_, CPLV_, COM_, I	DH_, LDL)		
Input Bias Current	IBIAS				±25	μΑ
Settling Time		To 0.1% of full-scale change (Note 7)		1		μs
DIFFERENTIAL CONTROL INPUT	rs (data_, n	NDATA_, RCV_, NRCV_, LDEN_, NLDEN_)				
Input High Voltage	V _{IH}		0.85		3.50	V
Input Low Voltage	V _{IL}		-0.20		+3.10	V
Differential Input Voltage	V _{DIFF}		±0.15		±1.00	V
Input Bias Current		MAX996DCCQ,			±25	μΑ
Input Termination Voltage	VTDATA_ VTRCV_ VTLDEN_	MAX996GCCQ, MAX996LCCQ	-0.2		+3.5	V
Input Termination Resistor		MAX996GCCQ, MAX996LCCQ, between signal and corresponding termination voltage input	48		52	Ω
SINGLE-ENDED CONTROL INPU	TS (CS, SCL	K, DIN, RST)	_			
Internal Threshold Reference	V _{THRINT}		1.05	1.25	1.45	V
Internal Reference Output Resistance	Ro			20		kΩ
External Threshold Reference	V _{THR}		0.43		1.73	V
Input High Voltage	VIH		V _{THR} + 0.20		3.5	V
Input Low Voltage	VIL		-0.1		V _{THR} - 0.20	V
Input Bias Current	ΙΒ				±25	μΑ
SERIAL INTERFACE TIMING (Fig	ure 4)		•			
SCLK Frequency	fsclk				50	MHz
SCLK Pulse-Width High	tсн		8			ns
SCLK Pulse-Width Low	tCL		8			ns
CS Low to SCLK High Setup	tcsso		3.5			ns
CS High to SCLK High Setup	tcss1		3.5			ns
SCLK High to CS High Hold	tcsH1		3.5			ns
DINI to COLIC III ale Cotons	tDS		3.5			ns
DIN to SCLK High Setup						
DIN to SCLK High Hold	tDH		3.5			ns

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +9.75V, V_{EE} = -5.25V, V_{CCO} = +2.5V, SC1 = SC0 = 0, V_{CPHV} = +7.2V, V_{CPLV} = -2.2V, V_{LDH} = V_{LDL} = 0, V_{GS} = 0, T_{J} = +85^{\circ}C, unless otherwise noted. All temperature coefficients are measured at <math>T_{J} = +70^{\circ}C$ to $+100^{\circ}C$, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
TEMPERATURE MONITOR (TEMP	P)						
Nominal Voltage		$T_J = +70^{\circ}C, R_L \ge 10M\Omega$			3.43		V
Temperature Coefficient					+10		mV/°C
Output Resistance					15		kΩ
DRIVERS (Note 8)				•			
DC OUTPUT CHARACTERISTICS	(R _L ≥ 10MΩ))					
DHV_, DLV_, DTV_ Output Offset	Vos	At DUT_ with V _{DHV_} , V _{DTV_} , V _{DLV_} independently tested	MAX996_A			±15	mV
Voltage		at +1.5V	MAX996_B			±100	
DHV_, DLV_, DTV_ Output-Offset Temperature Coefficient					±65		μV/°C
DHV_, DLV_, DTV_ Gain	Av	Measured with V _{DHV} _, V _{DLV} _, and V _{DTV} _ at 0 and 4.5V		0.960		1.001	V/V
DHV_ DLV_ DTV_ Gain Temperature Coefficient					-35		ppm/°C
Linearity Error		V _{DUT} = 1.5V, 3V (Note 9)				±5	mV
Linearity Error		Full range (Notes 9, 10)				±15	IIIV
DHV_to DLV_Crosstalk		$V_{DLV} = 0, V_{DHV} = 200 \text{mV}, 6$.5V			±2	mV
DLV_to DHV_Crosstalk		V _{DHV} = 5V, V _{DLV} = -1.5V, +	4.8V			±2	mV
DTV_ to DLV_ and DHV_ Crosstalk		V _{DHV} _= 3V, V _{DLV} _= 0, V _{DTV} _= -1.5V, +6.5V				±2	mV
DHV_to DTV_Crosstalk		V _{DTV} _= 1.5V, V _{DLV} _= 0, V _{DHV} _= 1.6V, 3V				±3	mV
DLV_ to DTV_ Crosstalk		V _{DTV} _= 1.5V, V _{DHV} _= 3V, V _{DLV} _= 0V, 1.4V				±3	mV
DHV_ DTV_ DLV_ DC Power- Supply Rejection Ratio	PSRR	(Note 11)		40			dB
Maximum DC Drive Current	I _{DUT} _			±60		±120	mA
DC Output Resistance	R _{DUT} _	I _{DUT} _ = ±30mA (Note 12)		49	50	51	Ω
DC Output Resistance Variation	ΔR _{DUT} _	I _{DUT} _= ±1mA to ±8mA			0.5		Ω
DC Output Nesistance Variation	Δ η DU _	I_{DUT} = ±1mA to ±40mA			1	2.5	52
Sense Resistance	RSENSE			7.50	10	13.75	kΩ
Force Resistance	RFORCE			320	400	500	Ω
Force Capacitance	CFORCE				1		pF
DYNAMIC OUTPUT CHARACTER	ISTICS (Z _L =	50Ω)		T			
		V _{DLV} = 0, V _{DHV} = 0.1V			30		
Drive-Mode Overshoot		V _{DLV} _= 0, V _{DHV} _= 1V			40		mV
		V _{DLV} _= 0, V _{DHV} _= 3V			50		
Term-Mode Overshoot		(Note 13)			0		mV

NIXIN

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +9.75V, V_{EE} = -5.25V, V_{CCO} = +2.5V, SC1 = SC0 = 0, V_{CPHV} = +7.2V, V_{CPLV} = -2.2V, V_{LDH} = V_{LDL} = 0, V_{GS} = 0, T_{J} = +85^{\circ}C, unless otherwise noted. All temperature coefficients are measured at <math>T_{J} = +70^{\circ}C$ to $+100^{\circ}C$, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Settling Time to Within 25mV		3V step (Note 14)		10		ns
Settling Time to Within 5mV		3V step (Note 14)		20		ns
TIMING CHARACTERISTICS (Z _L	= 50Ω) (Note	15)				
Prop Delay, Data to Output	tPDD			2.2		ns
Prop Delay Match, tLH vs. tHL		3V _{P-P}		±50		ps
Prop Delay Match, Drivers Within Package		(Note 16)		40		ps
Prop Delay Temperature Coefficient				+3		ps/°C
Prop Delay Change vs. Pulse Width		3V _{P-P} , 40MHz, 2.5ns to 22.5ns pulse width, relative to 12.5ns pulse width		±60		ps
Prop Delay Change vs. Common-Mode Voltage		V _{DHV} V _{DLV} _= 1V, V _{DHV} _= 0 to 6V		85		ps
Prop Delay, Drive to High Impedance	tPDDZ	V _{DHV} _= 1.0V, V _{DLV} _= -1.0V, V _{DTV} _= 0		3.1		ns
Prop Delay, High Impedance to Drive	tPDZD	V _{DHV} _= 1.0V, V _{DLV} _= -1.0V, V _{DTV} _= 0		3.2		ns
Prop Delay, Drive to Term	tPDDT	V _{DHV} _= 3V, V _{DLV} _= 0, V _{DTV} _= 1.5V		2.4		ns
Prop Delay, Term to Drive	tPDTD	V _{DHV} _= 3V, V _{DLV} _= 0, V _{DTV} _= 1.5V		2.1		ns
$ \label{eq:dynamic performance} \ \text{DYNAMIC PERFORMANCE} (Z_L =$	50Ω)					
	t _R , t _F	0.2V _{P-P,} 20% to 80%	0.37			
Rise and Fall Time		1V _{P-P,} 10% to 90%		0.63		ns
Tibe and Fair time		3V _{P-P,} 10% to 90%	1.0	1.2	1.5	110
		5V _{P-P,} 10% to 90%		2.0		
Rise- and Fall-Time Match	t _R vs. t _F	3V _{P-P,} 10% to 90%		±0.03		ns
SC1 = 0, SC0 = 1 Slew Rate		Percent of full speed (SC0 = SC1 = 0), 3V _{P-P} , 20% to 80%		75		%
SC1 = 1, SC0 = 0 Slew Rate		Percent of full speed (SC0 = SC1 = 0), 3V _{P-P} , 20% to 80%		50		%
SC1 = 1, SC0 = 1 Slew Rate		Percent of full speed (SC0 = SC1 = 0), 3V _{P-P} , 20% to 80%		25		%
		0.2V _{P-P}		0.65		
Minimum Pulse Width		1V _{P-P}		1.0]
(Note 17)		3V _{P-P}		2.0		ns
		5V _{P-P}		2.9		
		0.2V _{P-P}		1700		
Data Data (Nata 19)		1V _{P-P}		1000		Messa
Data Rate (Note 18)		3V _{P-P}		500		Mbps
	1	5V _{P-P}		350		

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +9.75V, V_{EE} = -5.25V, V_{CCO} = +2.5V, SC1 = SC0 = 0, V_{CPHV} = +7.2V, V_{CPLV} = -2.2V, V_{LDH} = V_{LDL} = 0, V_{GS} = 0, T_{J} = +85^{\circ}C, unless otherwise noted. All temperature coefficients are measured at <math>T_{J} = +70^{\circ}C$ to $+100^{\circ}C$, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Dynamic Crosstalk		(Note 19)			10		mVp₋p
Rise and Fall Time, Drive to Term	t _{DTR} , t _{DTF}	V _{DHV} = 3V, V _{DLV} = 0, V _{DTV} = 1.5V, 10% to 90%, Figure 1a (Note 20)			1.6		ns
Rise and Fall Time, Term to Drive	t _{TDR} , t _{TDF}	V _{DHV} = 3V, V _{DLV} = 0, V _{DTV} = 1.5V, 10% to 90%, Figure 1b (Note 20)			0.7		ns
COMPARATORS (Note 8)							
DC CHARACTERISTICS							
Input Voltage Range	V _{IN}	(Note 4)		-1.5		+6.5	V
Differential Input Voltage	V _{DIFF}			±8			V
Hysteresis	V _{HYST}				0		mV
		\	MAX996_A			±20	.,
Input Offset Voltage	Vos	V _{DUT} _= 1.5V	MAX996_B			±100	mV
Input-Offset-Voltage Temperature Coefficient					±50		μV/°C
		V _{DUT} _= 0, 3V		47	78		
Common-Mode Rejection Ratio (Note 21)	CMRR	V _{DUT} _= 0, 6.5V		54	78		dB
		V _{DUT} _= -1.5, +6.5V		44	61		
		V _{DUT} _ = 1.5V, 3V				±3	
Linearity Error (Note 9)		V _{DUT} _ = 6.5V				±5	mV
		V _{DUT} _ = -1.5V				±25	
V _{CC} Power-Supply Rejection Ratio (Note 11)	PSRR	V _{DUT} _ = -1.5V, +6.5V		57	80		dB
VEE Power-Supply Rejection	DODD	V _{DUT} _= 0, 6.5V		44	64		I.D.
Ratio (Note 11)	PSRR	V _{DUT} _= -1.5V		33	60		dB
AC CHARACTERISTICS (Note 22))						
Minimum Pulse Width	tpw(MIN)	(Note 23)			0.7		ns
Prop Delay	tpDL				2.2		ns
Prop Delay Temperature Coefficient					+6		ps/°C
Prop Delay Match, High/Low vs. Low/High					±25		ps
Prop Delay Match, Comparators Within Package		(Note 16)			35		ps
Prop Delay Dispersion vs. Common-Mode Input (Note 24)		V _{CHV} = V _{CLV} = 0, 6.4V V _{CHV} = V _{CLV} = -1.4V			±75 ±175		ps
Prop Delay Dispersion vs. Overdrive		100mV to 1V			220		ps

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +9.75V, V_{EE} = -5.25V, V_{CCO} = +2.5V, SC1 = SC0 = 0, V_{CPHV} = +7.2V, V_{CPLV} = -2.2V, V_{LDH} = V_{LDL} = 0, V_{GS} = 0, T_{J} = +85^{\circ}C, unless otherwise noted. All temperature coefficients are measured at <math>T_{J} = +70^{\circ}C$ to $+100^{\circ}C$, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL		CONDITION	NS	MIN	TYP	MAX	UNITS
Prop Delay Dispersion vs. Pulse Width		2.5ns to 22.5ns relative to 12.5				±40		ps
Prop Delay Dispersion vs. Slew Rate		0.5V/ns to 2V/r	ns slew rate			100		ps
		V _{DUT} _= 1.0V _F		Term mode		250		
Waveform Tracking 10% to 90%		1.0ns, 10% to to timing at 50°		High-impedance mode		500		ps
LOGIC OUTPUTS (CH_, NCH_, C	L_, NCL_)							
V _{CCO} _ Voltage Range	V _{VCCO} _				0		3.5	V
Output Low-Voltage Compliance		Set by IOL, RT	ERM, and VCC	0_		-0.5		V
Output High Current	Іон	MAX996DC	CQ, MAX996	GCCQ	-0.05	0	+0.10	mA
Output Low Current	loL	MAX996DC	CQ, MAX996	GCCQ	7.6	8	8.4	mA
Output High Voltage	Voн	ICH_ = INCH_ = MAX996LC		_= 0,	V _{CCO} - 0.05	V _{CCO} 0.005		V
Output Low Voltage	V _{OL}	ICH_ = INCH_ = MAX996LC		_= 0,		V _{CCO} 0.4		V
Output Voltage Swing			ICH_= INCH_= ICL_= INCL_= 0, MAX996LCCQ		360	390	440	mV
Output Termination Resistor	RTERM			t from V _{CCO} _ to AX996LCCQ	48		52	Ω
Differential Rise Time	t _R	20% to 80%	MAX996 MAX996 R _{TERM} = 50			280		ps
			MAX996	LCCQ		280		
Differential Fall Time	tF	20% to 80%	MAX996 MAX996 R _{TERM} = 50			280		ps
			MAX996	LCCQ		280		
CLAMPS								
High-Clamp Input Voltage Range	V _{CPH} _				-0.3		+7.5	V
Low-Clamp Input Voltage Range	V _{CPL}				-2.5		+5.3	V
Clamp Offset Voltage	Vos	At DUT_with I	$DUT_= 1mA$	V _{CPHV} = 0			±100	mV
Clamp Chaet Voltage	V US	At DUT_with IDUT_ = -1mA, VCPLV_ = 0				±100	111 V	
Offset-Voltage Temperature Coefficient						±0.5		mV/°C
Clamp Power-Supply Rejection	PSRR	I _{DUT} _= 1mA,				54		dB
Ratio (Note 11)		I _{DUT} = -1mA,	VCPLV_ = 0			54		
Voltage Gain	Α _V	[0.96		1.00	V/V

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +9.75V, V_{EE} = -5.25V, V_{CCO} = +2.5V, SC1 = SC0 = 0, V_{CPHV} = +7.2V, V_{CPLV} = -2.2V, V_{LDH} = V_{LDL} = 0, V_{GS} = 0, T_{J} = +85^{\circ}C, unless otherwise noted. All temperature coefficients are measured at <math>T_{J} = +70^{\circ}C$ to $+100^{\circ}C$, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Voltage-Gain Temperature Coefficient				-100		ppm/°C
Clamp Linearity		I _{DUT} = 1mA, V _{CPLV} = -1.5V, V _{CPHV} = -0.3V to +6.5V		±10		- mV
Clamp Linearity		I_{DUT} = -1mA, V_{CPHV} = 6.5V, V_{CPLV} = -1.5V to +5.3V		±10		IIIV
Short Circuit Output Current	looput	V _{CPLV} __ = -1.5V, V _{CPHV} __ = 0, V _{DUT} __ = 6.5V	50		95	- mA
Short-Circuit Output Current	ISCDUT_	V _{CPLV} = 5V, V _{CPHV} = 6.5V, V _{DUT} = -1.5V	-95		-50	IIIA
Clamp DC Impedance	Rout	$V_{CPHV} = 3V$, $V_{CPLV} = 0$, $I_{DUT} = \pm 5mA$ and $\pm 15mA$	50		55	Ω
ACTIVE LOAD (Driver in high-imper	edance mod	e, unless otherwise noted.)				
COMMUTATION AMPLIFIER (VCC	$M_{-} = +2.5V$	ISOURCE = $I_{SINK} = 2mA$, $R_L > 1M\Omega$)				
COM_ Voltage Range	V _{COM} _		-1.5		+5.7	V
COM_Offset Voltage	Vos				±100	mV
Offset-Voltage Temperature Coefficient				±100		μV/°C
COM_ Voltage Gain	Av	V _{COM} _= 0, 4.5V	0.98		1.00	V/V
Voltage-Gain Temperature Coefficient				-20		ppm/°C
COM_Linearity Error		V _{COM} _= -1.5V, +5.7V (Note 9)		±2	±15	mV
COM_Output Voltage Power- Supply Rejection Ratio	PSRR		40			dB
OUTPUT CHARACTERISTICS (IS	OURCE = ISIN	$_{NK} = 2mA, R_L > 1M\Omega)$				1
Differential Voltage Range		VDUT VCOM_	-7.2		+8.0	V
Output Resistance, Sink or Source	Ro	V_{DUT} = 4.5V, 6.5V with V_{COM} = -1.5V, and V_{DUT} = -1.5V, +0.5V with V_{COM} = 5.7V	200	500		kΩ
Output Resistance, Linear Region	Ro	I _{DUT} _= ±1mA, V _{COM} _= +2.5V		60		Ω
Deadband		95% ISOURCE to 95% ISINK, VCOM_ = +2.5V		310	450	mV
SOURCE CURRENT (V _{DUT} = +5\)	/, V _{COM} _= +					
Maximum Source Current		V _{LDL} _ = 5.5V	2.1	2.2	2.3	mA
Source Programming Gain	A _{TC}	V _{LDL} _ = 1.25V, 5V	392	400	408	μ A /V
Source Current Offset (Combined Offset of LDL_ and GS)	los	V _{LDL} _= 20mV	-5		+10	μΑ
Source-Current Temperature		V _{LDL} _= 100mV		-0.02		
Coefficient		V _{LDL} = 5V		-0.3		μA/°C

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +9.75V, V_{EE} = -5.25V, V_{CCO} = +2.5V, SC1 = SC0 = 0, V_{CPHV} = +7.2V, V_{CPLV} = -2.2V, V_{LDH} = V_{LDL} = 0, V_{GS} = 0, T_{J} = +85^{\circ}C$, unless otherwise noted. All temperature coefficients are measured at $T_{J} = +70^{\circ}C$ to $+100^{\circ}C$, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Source-Current Power-Supply	PSRR	VLDL_ = 100mV			±0.7	±4	μ A /V
Rejection Ratio	ronn	V _{LDL} = 5V			±3	±100	μΑ/V
Source-Current Linearity (Note 25)		V _{LDL} = 100mV, 1.25V, 5V	1		±2	±10	μΑ
SINK CURRENT (VDUT_ = 0, VCON	n_= +2.5V)						
Maximum Sink Current		V _{LDH} _= 5.5V		-2.3	-2.2	-2.1	mA
Sink Programming Gain	ATC	V _{LDH} _{_=} 1.25V to 5V		-408	-400	-392	mA/V
Sink Current Offset (Combined Offset of LDH_ and GS)	los	V _{LDH} _= 20mV		-10		+5	μΑ
Sink-Current Temperature		V _{LDH} _= 100mV			+0.05		1/00
Coefficient		V _{LDH} _= 5V			+0.4		μA/°C
Sink-Current Power-Supply	PSRR	V _{LDH} _= 100mV			±1.3	±4	
Rejection Ratio	PORK	V _{LDH} _= 5V			±3.7	±100	μ A /V
Sink-Current Linearity		V _{LDH} _= 100mV, 1.25V, 5V	/ (Note 25)		±10	±25	μΑ
GROUND SENSE (GS)							
Voltage Range	V _{GS}	Verified by GS common-me	ode error test	±250			mV
Common Mada Franci		V_{DUT} = 0, V_{COM} = +2.5 V_{GS} = ±250mV, V_{LDH} - V_{COM}				±5	
Common-Mode Error		V _{DUT} _= 5V, V _{COM} _= +2.5 V _{GS} = ±250mV, V _{LDL} V _G				±5	μА
Input Bias Current		V _{GS} = 0				±25	μΑ
AC CHARACTERISTICS (Z _L = 50s	Ω to GND)						
Frankla Time (Nata OC)	4	ISOURCE = 2mA, V _{COM} _=	-1.5V		2.5		
Enable Time (Note 26)	tEN	ISINK = 2mA, V _{COM} _= +1.	5V		2.2		ns
Disable Time (Note 26)	+=	ISOURCE = 2mA, V _{COM} _=	-1.5V		1.7		no
Disable Time (Note 26)	tDIS	I _{SINK} = 2mA, V _{COM} = +1.	5V		1.7		ns
Current Settling Time on		ISOURCE = ISINK = 500μA	To 10%		0.4		ne
Commutation		(Notes 7 and 27) To 1%			1.1		ns
Spike During Enable/Disable Transition		ISOURCE = ISINK = 2mA, VCOM_= 0			30		mV


- **Note 1:** All minimum and maximum limits are 100% production tested. Tests are performed at nominal supply voltages unless otherwise noted.
- Note 2: Total for dual device at worst-case setting; driver enabled and load disabled. R_L ≥ 10MΩ. The supply currents are measured with typical supply voltages.
- Note 3: Does not include internal dissipation of the comparator outputs. For MAX996__LCCQ, additional power dissipation is typically (32mA) x (V_{VCCO}).
- Note 4: Externally forced voltages can exceed this range provided that the Absolute Maximum Ratings are not exceeded.
- Note 5: Transition time from LLEAK being asserted to leakage current dropping below specified limits.
- **Note 6:** Transition time from LLEAK being deasserted to output returning to normal operating mode.
- Note 7: Based on simulation results only.
- Note 8: With the exception of Offset and Gain/CMRR tests, reference input values are calibrated for offset and gain.
- Note 9: Relative to straight line between 0 and 4.5V.


ELECTRICAL CHARACTERISTICS (continued)


 $(V_{CC} = +9.75V, V_{EE} = -5.25V, V_{CCO} = +2.5V, SC1 = SC0 = 0, V_{CPHV} = +7.2V, V_{CPLV} = -2.2V, V_{LDH} = V_{LDL} = 0, V_{GS} = 0, T_{J} = +85^{\circ}C$, unless otherwise noted. All temperature coefficients are measured at $T_{J} = +70^{\circ}C$ to $+100^{\circ}C$, unless otherwise noted.) (Note 1)


- Note 10: Specifications measured at the end points of the full range. Full ranges are $-1.3V \le V_{DHV} \le +6.5V$, $-1.5V \le V_{DLV} \le +6.3V$, $-1.5V \le V_{DTV} \le +6.5V$.
- Note 11: Change in offset voltage with power supplies independently set to their minimum and maximum values.
- **Note 12:** Nominal target value is 50Ω . Contact factory for alternate trim selections within the 45Ω to 51Ω range.
- Note 13: V_{DTV} = +1.5V, Rs = 50Ω. External signal driven into T-line is a 0 to +3V edge with 1.2ns rise time (10% to 90%). Measurement is made using the comparator.
- Note 14: Measured from the crossing point of DATA_inputs to the settling of the driver output.
- Note 15: Prop delays are measured from the crossing point of the differential input signals to the 50% point of the expected output swing. Rise time of the differential inputs DATA_ and RCV_ is 250ps (10% to 90%).
- Note 16: Rising edge to rising edge or falling edge to falling edge.
- Note 17: Specified amplitude is programmed. At this pulse width, the output reaches at least 95% of its nominal (DC) amplitude. The pulse width is measured at DATA.
- **Note 18:** Specified amplitude is programmed. Maximum data rate is specified in transitions per second. A square wave that reaches at least 95% of its programmed amplitude may be generated at one-half this frequency.
- Note 19: Crosstalk from either driver to the other. Aggressor channel is driving 3VP-P into a 50Ω load. Victim channel is in term mode with $V_{DTV} = +1.5V$.
- Note 20: Indicative of switching speed from DHV_ or DLV_ to DTV_ and DTV_ to DHV_ or DLV_ when VDLV_ < VDTV_ < VDHV_. If VDTV < VDLV or VDTV > VDHV, switching speed is degraded by a factor of approximately 3.
- Note 21: Change in offset voltage over the input range.
- Note 22: Unless otherwise noted, all propagation delays are measured at 40MHz, V_{DUT} = 0 to +2V, V_{CHV} = V_{CLV} = +1V, slew rate = 2V/ns, Z_S = 50Ω, driver in term mode with V_{DTV} = 0. Comparator outputs are terminated with 50Ω to GND at scope input with V_{CCO} = 2V. Open-collector outputs are also terminated (internally or externally) with R_{TERM} = 50Ω to V_{CCO}. Measured from V_{DUT} crossing calibrated CHV_/ CLV_threshold to crossing point of differential outputs.
- Note 23: $V_{DUT} = 0$ to +1V, $V_{CHV} = V_{CLV} = +0.5$ V. At this pulse width, the output reaches at least 90% of its DC voltage swing. The pulse width is measured at the crossing points of the differential outputs.
- Note 24: Relative to propagation delay at $V_{CHV} = V_{CLV} = +1.5V$. $V_{DUT} = 200 \text{mV}_{P-P}$. Overdrive = 100 mV.
- Note 25: Relative to straight line between 0.5V and 2.5V.
- Note 26: Measured from crossing of input signals to the 10% point of the output voltage change.
- **Note 27:** $V_{COM} = 1.5V$, $Z_S = 50\Omega$, driving voltage = 3V to 0 transition and 0 to 3V transition. Settling time is measured from $V_{DUT} = 1.5V$ to I_{SINK} or I_{SOURCE} settling within specified tolerance.


Typical Operating Characteristics

















Typical Operating Characteristics (continued)

 $V_{LDH} = V_{LDL} = 0, V_{CC} = 9.75V,$

80

TEMPERATURE (°C)

90

100


110

V_{EE} = -5.25V

70

-188

- 190



V_{EE} = -5.25V

TEMPERATURE (°C)




Figure 1. Drive and Term Timing

Pin Description

PIN			ELINCTION					
MAX9961	MAX9962	NAME	FUNCTION					
1	25	TEMP	Temperature Monitor Output					
2, 9, 12, 14, 17, 24, 35, 45, 46, 60, 80, 81, 91	2, 9, 12, 14, 17, 24, 35, 45, 46, 66, 80, 81, 91	V _{EE}	Negative Power-Supply Input					
3, 5, 10, 16, 21, 23, 25, 34, 43, 44, 82, 83, 92	1, 3, 5, 10, 16, 21, 23, 34, 43, 44, 82, 83, 92	GND	Ground Connection					
4, 11, 15, 22, 33, 41, 42, 66, 84, 85, 93	4, 11, 15, 22, 33, 41, 42, 60, 84, 85, 93	Vcc	Positive Power-Supply Input					
6	20	FORCE1	Channel 1 Force Input from External PMU					
7	19	DUT1	Channel 1 Device-Under-Test Input/Output. Combined I/O for driver, comparator, clamp, and load.					
8	18	SENSE1	Channel 1 Sense Output to External PMU					
13	13	GS	Ground Sense. GS is the ground reference for LDH_ and LDL					
18	8	SENSE2	Channel 2 Sense Output to External PMU					
19	7	DUT2	Channel 2 Device-Under-Test Input/Output. Combined I/O for driver, comparator, clamp, and load.					
20	6	FORCE2	Channel 2 Force Input from External PMU					
26	100	CLV2	Channel 2 Low Comparator Reference Input					
27	99	CHV2	Channel 2 High Comparator Reference Input					
28	98	DLV2	Channel 2 Driver Low Reference Input					


Pin Description (continued)

PIN MAX9961 MAX99 29 97 30 96 31 95 32 94 36 90 37 89 38 88	NAME	Channel 2 Driver Termination Reference Input Channel 2 Driver High Reference Input Channel 2 Low Clamp Reference Input Channel 2 Low Clamp Reference Input Channel 2 High Clamp Reference Input Channel 2 Comparator High Output. Differential output of channel 2 high comparator. Channel 2 Collector Voltage Input. Voltage for channel 2 comparator output pullup resistors. This is the pullup voltage for the internal termination resistors. Not internally connected on versions without internal termination resistors. Channel 2 Comparator Low Output. Differential output of channel 2 low comparator.		
30 96 31 95 32 94 36 90 37 89 38 88	DHV2 CPLV2 CPHV2 NCH2 CH2 VCCO2 NCL2 CL2	Channel 2 Driver High Reference Input Channel 2 Low Clamp Reference Input Channel 2 High Clamp Reference Input Channel 2 Comparator High Output. Differential output of channel 2 high comparator. Channel 2 Collector Voltage Input. Voltage for channel 2 comparator output pullup resistors. This is the pullup voltage for the internal termination resistors. Not internally connected on versions without internal termination resistors.		
31 95 32 94 36 90 37 89 38 88	CPLV2 CPHV2 NCH2 CH2 VCCO2 NCL2 CL2	Channel 2 Low Clamp Reference Input Channel 2 High Clamp Reference Input Channel 2 Comparator High Output. Differential output of channel 2 high comparator. Channel 2 Collector Voltage Input. Voltage for channel 2 comparator output pullup resistors. This is the pullup voltage for the internal termination resistors. Not internally connected on versions without internal termination resistors.		
32 94 36 90 37 89 38 88	CPHV2 NCH2 CH2 VCCO2 NCL2 CL2	Channel 2 High Clamp Reference Input Channel 2 Comparator High Output. Differential output of channel 2 high comparator. Channel 2 Collector Voltage Input. Voltage for channel 2 comparator output pullup resistors. This is the pullup voltage for the internal termination resistors. Not internally connected on versions without internal termination resistors.		
36 90 37 89 38 88	NCH2 CH2 VCCO2 NCL2 CL2	Channel 2 Comparator High Output. Differential output of channel 2 high comparator. Channel 2 Collector Voltage Input. Voltage for channel 2 comparator output pullup resistors. This is the pullup voltage for the internal termination resistors. Not internally connected on versions without internal termination resistors.		
37 89 38 88	CH2 VGCO2 NCL2 GL2	Channel 2 Collector Voltage Input. Voltage for channel 2 comparator output pullup resistors. This is the pullup voltage for the internal termination resistors. Not internally connected on versions without internal termination resistors.		
38 88	VCCO2 NCL2 CL2	Channel 2 Collector Voltage Input. Voltage for channel 2 comparator output pullup resistors. This is the pullup voltage for the internal termination resistors. Not internally connected on versions without internal termination resistors.		
	NCL2 CL2	resistors. This is the pullup voltage for the internal termination resistors. Not internally connected on versions without internal termination resistors.		
39 87	CL2	Channel 2 Comparator Low Output. Differential output of channel 2 low comparator.		
	i	7 Channel 2 Comparator Low Output. Dillerential output of channel 2 low comparator.		
40 86	COM2			
47 79	, , , , , , , ,	Channel 2 Active-Load Commutation-Voltage Reference Input		
48 78	LDL2	Channel 2 Active-Load Source-Current Reference Input		
49 77	LDH2	Channel 2 Active-Load Sink-Current Reference Input		
50, 76 50, 76	N.C.	No Connection. Do not connect.		
51 75	TDATA2	Channel 2 Data Termination Voltage Input. Termination voltage input for the DATA2 and NDATA2 differential inputs. Not internally connected on versions without internal termination resistors.		
52 74	NDATA2	Channel 2 Multiplexer Control Inputs. Differential controls DATA2 and NDATA2 select driver 2's input from DHV2 or DLV2. Drive DATA2 above NDATA2 to select DHV2. Drive		
53 73	DATA2	NDATA2 above DATA2 to select DLV2.		
54 72	TRCV2	Channel 2 RCV Termination Voltage Input. Termination voltage input for the RCV2 and NRCV2 differential inputs. Not internally connected on versions without internal terminati resistors.		
55 71	NRCV2	Channel 2 Multiplexer Control Inputs. Differential controls RCV2 and NRCV2 place channel		
56 70	RCV2	2 into receive mode. Drive RCV2 above NRCV2 to place channel 2 into receive mode. Drive NRCV2 above RCV2 to place channel 2 into drive mode.		
57 69	TLDEN2	Channel 2 Load-Enable Termination Voltage Input. Termination voltage input for the LDEN2 and NLDEN2 differential inputs. Not internally connected on versions without internal termination resistors.		
58 68	NLDEN2	Channel 2 Multiplexer Control Inputs. Differential controls LDEN2 and NLDEN2		
59 67	LDEN2	enable/disable the active load. Drive LDEN2 above NLDEN2 to enable the channel 2 active load. Drive NLDEN2 above LDEN2 to disable the channel 2 active load.		
61 65	RST	Reset Input. Asynchronous reset input for the serial register. \overline{RST} is active low and asserts low-leakage mode. At power-up, hold \overline{RST} low until V _{CC} and V _{EE} have stabilized.		
62 64	<u>CS</u>	Chip-Select Input. Serial port activation input. $\overline{\text{CS}}$ is active low.		
63 63	THR	Single-Ended Logic Threshold. Leave THR unconnected to set the threshold to +1.25V or force THR to a desired threshold voltage.		
64 62	SCLK	Serial-Clock Input. Clock for serial port.		
65 61	DIN	Data Input. Serial port data input.		

Pin Description (continued)

PIN							
MAX9961	MAX9962	NAME	FUNCTION				
67	59	LDEN1	Channel 1 Multiplexer Control Inputs. Differential controls LDEN1 and NLDEN1 enable/disable the active load. Drive LDEN1 above NLDEN1 to enable the channel 1				
68	58	NLDEN1	active load. Drive NLDEN1 above LDEN1 to disable the channel 1 active load.				
69	57	TLDEN1	Channel 1 Load-Enable Termination Voltage Input. Termination voltage input for the LDEN1 and NLDEN1 differential inputs. Not internally connected on versions without internal termination resistors.				
70	56	RCV1	Channel 1 Multiplexer Control Inputs. Differential controls RCV1 and NRCV1 place channel				
71	55	NRCV1	1 into receive mode. Drive RCV1 above NRCV1 to place channel 1 into receive mode. Drive NRCV1 above RCV1 to place channel 1 into drive mode.				
72	54	TRCV1	Channel 1 RCV Termination Voltage Input. Termination voltage input for the RCV1 and NRCV1 differential inputs. Not internally connected on versions without internal termination resistors.				
73	53	DATA1	Channel 1 Multiplexer Control Inputs. Differential controls DATA1 and NDATA1 select driver				
74	52	NDATA1	1's input from DHV1 or DLV1. Drive DATA1 above NDATA1 to select DHV1. Drive NDATA1 above DATA1 to select DLV1.				
75	51	TDATA1	Channel 1 Data Termination Voltage Input. Termination voltage input for the DATA1 an NDATA1 differential inputs. Not internally connected on versions without internal termin resistors.				
77	49	LDH1	Channel 1 Active-Load Sink-Current Reference Input				
78	48	LDL1	Channel 1 Active-Load Source-Current Reference Input				
79	47	COM1	Channel 1 Active-Load Commutation-Voltage Reference Input				
86	40	CL1	Channel 1 Low Comparator Output Differential output of channel 1 low comparator				
87	39	NCL1	Channel 1 Low Comparator Output. Differential output of channel 1 low comparator.				
88	38	V _{CCO1}	Channel 1 Collector Voltage Input. Voltage for channel 1 comparator output pullup resistors. This is the pullup voltage for the internal termination resistors. Not internally connected on versions without internal termination resistors.				
89	37	CH1	Channel 1 High Comparator High Output. Differential output of channel 1 high-side				
90	36	NCH1	comparator.				
94	32	CPHV1	Channel 1 High Clamp Reference Input				
95	31	CPLV1	Channel 1 Low Clamp Reference Input				
96	30	DHV1	Channel 1 Driver High Reference Input				
97	29	DTV1	Channel 1 Driver Termination Reference Input				
98	28	DLV1	Channel 1 Driver Low Reference Input				
99	27	CHV1	Channel 1 High Comparator Reference Input				
100	26	CLV1	Channel 1 Low Comparator Reference Input				
_	_	PAD	Exposed Pad. The exposed pad for heat removal is at VEE potential. Connect to VEE or leave isolated.				

Functional Diagram



Detailed Description

The MAX9961/MAX9962 dual, low-power, high-speed, pin electronics DCL ICs include, for each channel, a three-level pin driver, a dual comparator, variable clamps, and an active load. The driver features a -1.5V to +6.5V operating range and high-speed operation, includes high-impedance and active-termination (3rd-level drive) modes, and is highly linear even at low voltage swings. The dual comparator provides low dispersion (timing variation) over a wide variety of input conditions. The clamps provide damping of high-speed DUT_ waveforms when the device is configured as a high-impedance receiver. The programmable load supplies up to 2mA of source and sink current. The load facilitates contact/continuity testing and pullup of high-output-impedance devices.

The MAX9961A/MAX9962A provide tight matching of offset for the drivers and the comparators allowing reference levels to be shared across multiple channels in cost-sensitive systems. Use the MAX9961B/MAX9962B

for system designs that incorporate independent reference levels for each channel.

Optional internal resistors at the high-speed inputs provide compatibility with LVPECL, LVDS, and GTL interfaces. Connect the termination voltage inputs (TDATA_, TRCV_, TLDEN_) to the appropriate voltage for terminating LVPECL, GTL, or other logic. Leave the inputs unconnected for 100Ω differential LVDS termination. See the <code>Selector Guide</code> for termination options.

The comparators provide open-collector outputs, which must be pulled up to collector voltage VCCO. Optional internal resistors provide 50Ω signal termination and pullup without the need for external components. See the *Selector Guide* for device termination options. See the *Comparators* section for termination details.

A 3-wire, low-voltage, CMOS-compatible serial interface programs the low-leakage, load calibration, slew rate, and tri-state/terminate operational configurations of the MAX9961/MAX9962.




Figure 2. Simplified Driver Channel

Output Driver

The driver input is a high-speed multiplexer that selects one of three voltage inputs: DHV_, DLV_, or DTV_. This switching is controlled by high-speed inputs DATA_ and RCV_, and mode-control bit TMSEL (Table 1). A slew-rate circuit controls the slew rate of the buffer input. Select to one of four possible slew rates according to Table 2. The speed of the internal multiplexer sets the 100% driver slew rate (see the Driver Large-Signal Response graph in the *Typical Operating Characteristics*).

DUT_can be toggled at high speed between the buffer output and high-impedance mode, or it can be placed into low-leakage mode (Figure 2, Table 1). In high-impedance mode the clamps are connected. High-speed input RCV_ and mode control bits TMSEL and LLEAK control the switching. In high-impedance mode, the bias current at DUT_ is less than 1.5µA over the 0 to 3V range, while the node maintains its ability to track high-speed signals. In low-leakage mode, the bias current at DUT_ is further reduced to less than 15nA, and signal tracking slows. See the Low-Leakage Mode section for more details.

The nominal driver output resistance is 50Ω . Contact the factory for different resistance values within the 45Ω to 51Ω range.

Clamps

Configure the voltage clamps (high and low) to limit the voltage at DUT and to suppress reflections when the channel is configured as a high-impedance receiver. The clamps behave as diodes connected to the outputs of high-current buffers. Internal circuitry compensates for the diode drop at 1mA clamp current. Set the clamp voltages using the external connections CPHV_ and CPLV_. The clamps are enabled only when the driver is in the high-impedance mode (Figure 2). For transient suppression, set the clamp voltages to approximately the minimum and maximum expected DUT_voltage range. The optimal clamp voltages are application specific and must be empirically determined. If clamping is not desired, set the clamp voltages at least 0.7V outside the expected DUT_ voltage range; overvoltage protection remains active without loading DUT.

Comparators

The MAX9961/MAX9962 provide two independent highspeed comparators for each channel. Each comparator has one input connected internally to DUT_ and the other input connected to either CHV_ or CLV_ (see the Functional Diagram). Comparator outputs are a logical result of the input conditions, as indicated in Table 3.

Table 1. Driver Logic

EXTERNAL CONNECTIONS		INTERNAL CONTROL REGISTER		DRIVER OUTPUT
DATA_	RCV_	TMSEL LLEAK		
1	0	Χ	0	Drive to DHV_
0	0	X 0		Drive to DLV_
Х	1	1 0		Drive to DTV_ (term mode)
Х	1	0	0	High-impedance mode (high-z)
Х	Х	X 1		Low-leakage mode

Table 2. Slew Rate Logic

SC1	SC0	DRIVER SLEW RATE (%)
0	0	100
0	1	75
1	0	50
1	1	25

Table 3. Comparator Logic

DUT_ > CHV_ DUT_ > CLV		CH_	CL_
0	0	0	0
0	1	0	1
1	0	1	0
1	1	1	1

The comparator differential outputs are open collector. This configuration switches an 8mA current source between the two outputs, and is available with and without internal termination resistors connected to V_{CCO} (Figure 3). For external termination, leave V_{CCO} unconnected and add the required external resistors. These resistors are typically 50Ω to the pullup voltage at the receiving end of the output trace. Alternate configurations to terminate different path impedances can be used provided that the *Absolute Maximum Ratings* are not exceeded. Note that the resistor value also sets the voltage swing. For internal termination, connect V_{CCO} to the desired V_{OH} voltage. The output provides a nominal 400 mVP-P swing and 50Ω source termination.




Figure 3. Open-Collector Comparator Outputs

Active Load

The active load consists of linearly programmable source and sink current sources, a commutation buffer, and a diode bridge (see the *Functional Diagram*). Analog control inputs LDH_ and LDL_ program the sink and source currents, respectively, within the 0 to 2mA range. Analog reference input COM_ sets the commutation buffer output voltage. The source and sink naming convention is referenced to the device under test. Current out of the MAX9961/MAX9962 constitutes sink current while current into the MAX9961/MAX9962 constitutes source current.

The programmed source (low) current loads the device under test when $V_{DUT} > V_{COM}$. The programmed sink (high) current loads the device under test when $V_{DUT} < V_{COM}$.

The GS input allows a single level-setting DAC, such as the MAX5631 or MAX5734, to program the MAX9961/

Table 4. Active Load Programming

EXTERNAL CONNECTIONS	INTERNAL CONTROL REGISTER LDCAL LLEAK		MODE
LDEN_			
0	0 0		Normal operating mode, load disabled
1	0	0	Normal operating mode, load enabled
Х	1	0	Load enabled for diagnostics
X	X 1		Low-leakage mode

MAX9962s' active load, driver, comparator, and clamps. Although all the DAC levels typically are offset by VGS, the operation of the MAX9961/MAX9962s' ground-sense input nullifies this offset with respect to the active-load currents. Connect GS to the ground reference used by the DAC. (VLDL_ - VGS) sets the source current by +400 μ A/V. (VLDH_ - VGS) sets the sink current by -400 μ A/V.

The high-speed differential input LDEN_ and 2 bits of the control word, LDCAL and LLEAK, control the load (Table 4). When the load is enabled, the internal source and sink current sources connect to the diode bridge. When the load is disabled, the internal current sources shunt to ground and the top and bottom of the bridge float (see the *Functional Diagram*). LLEAK places the load into low-leakage mode. LLEAK overrides LDEN_ and LDCAL. See the *Low-Leakage Mode* section for more detailed information.

Load Calibration Enable, LDCAL

The LDCAL signal enables the load independently of the state of LDEN_. In some tester configurations, the load enable is driven with the complement of the driver high-impedance signal (RCV_), so disabling the driver enables the load and vice versa. LDCAL allows the load and driver to be simultaneously enabled for diagnostic purposes in this tester configuration (Table 4).




Figure 4. Serial Interface Timing

Low-Leakage Mode, LLEAK

Asserting LLEAK through the serial port or with RST places the MAX9961/MAX9962 into a very-low-leakage state (see *Electrical Characteristics*). The comparators function at full speed, but the driver, clamps, and active load are disabled. This mode is convenient for making IDDQ and PMU measurements without the need for an output disconnect relay. LLEAK is independent for each channel.

When DUT_ is driven with a high-speed signal while LLEAK is asserted, the leakage current momentarily increases beyond the limits specified for normal operation. The low-leakage recovery specification in the *Electrical Characteristics* table indicates device behavior under this condition.

Serial Interface and Device Control

A CMOS-compatible serial interface controls the MAX9961/MAX9962 modes (Figure 5). Control data flow into a 7-bit shift register (MSB first) and are latched when $\overline{\text{CS}}$ is taken high, as shown in Figure 4. Data from the shift register are then loaded to either or both of the latches as determined by bits D5 and D6, and indicated in Figure 5 and Table 5. The latches contain the 5 mode bits for each channel of the dual-pin driver. The mode bits, in conjunction with external inputs DATA_ and RCV_, manage the features of each channel, as shown in Figure 2 and Tables 1 and 2. $\overline{\text{RST}}$ sets LLEAK = 1 for both channels, forcing them into low-leakage mode. At powerup, hold $\overline{\text{RST}}$ low until VCC and VEE have stabilized.




Figure 5. Serial Interface

Table 5. Shift Register Functions

BIT	NAME	DESCRIPTION				
D6	CH1	Channel 1 Write Enable. Set to 1 to update the control byte for channel 1. Set to 0 to make no changes to channel 1.				
D5	CH2	Channel 2 Write Enable. Set to 1 to update the control byte for channel 2. Set to 0 to make no changes to channel 2.				
D4	LLEAK	Low-Leakage Select. Set to 1 to put driver, load, and clamps into low-leakage mode. Comparators remain active in low-leakage mode. Set to 0 for normal operation.				
D3	TMSEL	Termination Select. Driver termination select bit. Set to 1 to force the driver output to the DTV_voltage (term mode) when RCV_ = 1. Set to 0 to place the driver into high-impedance mode (high-Z) when RCV_ = 1. See Table 1.				
D2	SC1	Driver Slew Rate Select. SC1 and SC0 set the driver slew rate. See Table 2.				
D1	SC0					
D0	LDCAL	Load Calibrate. Overrides LDEN to enable load. Set LDCAL to 1 to enable load. Set LDCAL to 0 for normal operation. See Table 4.				

Analog control input THR sets the threshold for the input logic, allowing operation with CMOS logic as low as 0.9V. Leaving THR unconnected results in a nominal threshold of 1.25V from an internal reference, providing compatibility with 2.5V to 3.3V logic.


Temperature Monitor

The MAX9961/MAX9962 supply a temperature output signal, TEMP, that asserts a nominal output voltage of 3.43V at a die temperature of +70°C (343K). The output voltage increases with temperature at 10mV/°C.

Heat Removal

Under normal circumstances, the MAX9961/MAX9962 require heat removal through the exposed pad by use of an external heat sink. The exposed pad is electrically at VEE potential, and must be either connected to VEE or isolated. The pad is located on the top of the MAX9961, and on the bottom of the MAX9962.

Typical Application Circuits (Simplified)



Selector Guide

PART	ACCURACY GRADE	COMPARATOR OUTPUT TERMINATION	HIGH-SPEED DIGITAL INPUT TERMINATION	HEAT EXTRACTION
MAX9961ADCCQ	Α	None	None	Тор
MAX9961AGCCQ	Α	None	100Ω with center tap	Тор
MAX9961ALCCQ	Α	50Ω to V _{CCO} _	100Ω with center tap	Тор
MAX9961BDCCQ	В	None	None	Тор
MAX9961BGCCQ	В	None	100Ω with center tap	Тор
MAX9961BLCCQ	В	50Ω to V _{CCO} _	100Ω with center tap	Тор
MAX9962ADCCQ	Α	None	None	Bottom
MAX9962AGCCQ	Α	None	100Ω with center tap	Bottom
MAX9962ALCCQ	Α	50Ω to V _{CCO} _	100Ω with center tap	Bottom
MAX9962BDCCQ	В	None	None	Bottom
MAX9962BGCCQ	В	None	100Ω with center tap	Bottom
MAX9962BLCCQ	В	50Ω to V _{CCO} _	100Ω with center tap	Bottom

_Chip Information

TRANSISTOR COUNT: 5130

PROCESS: Bipolar


EXPOSED PAD: At VEE potential; connect to VEE or

leave isolated.


_Package Information

For the latest package outline information, go to www.maxim-ic.com/packages.

Pin Configurations



Pin Configurations (continued)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

28 _____Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

PRODUCTS

SOLLITIONS

DESIGN

DDNIOTES

BUY

COMPAN

MEMBERS

MAX9961

Part Number Table

Notes:

- 1. See the MAX9961 QuickView Data Sheet for further information on this product family or download the MAX9961 full data sheet (PDF, 440kB).
- 2. Other options and links for purchasing parts are listed at: http://www.maxim-ic.com/sales.
- 3. Didn't Find What You Need? Ask our applications engineers. Expert assistance in finding parts, usually within one business day.
- 4. Part number suffixes: T or T&R = tape and reel; + = RoHS/lead-free; # = RoHS/lead-exempt. More: See full data sheet or Part Naming Conventions.
- 5. * Some packages have variations, listed on the drawing. "PkgCode/Variation" tells which variation the product uses.

Part Number	Free Sample	Buy Direct	Package: TYPE PINS SIZE DRAWING CODE/VAR *	Temp	RoHS/Lead-Free? Materials Analysis
MAX9961BLEVKIT					RoHS/Lead-Free: No
MAX9961BLCCQ+D				0C to +70C	RoHS/Lead-Free: Yes
MAX9961BDCCQ+TD				0C to +70C	RoHS/Lead-Free: Yes
MAX9961BDCCQ+D				0C to +70C	RoHS/Lead-Free: Yes
MAX9961ALCCQ+TD				0C to +70C	RoHS/Lead-Free: Yes
MAX9961ALCCQ+D				0C to +70C	RoHS/Lead-Free: Yes
MAX9961ADCCQ+TD				0C to +70C	RoHS/Lead-Free: Yes

MAX9961ADCCQ+D			0C to +70C	RoHS/Lead-Free: Yes
MAX9961BLCCQ-TD			0C to +70C	RoHS/Lead-Free: No
MAX9961BDCCQ-TD			0C to +70C	RoHS/Lead-Free: No
MAX9961ALCCQ-TD			0C to +70C	RoHS/Lead-Free: No
MAX9961ADCCQ-TD			0C to +70C	RoHS/Lead-Free: No
MAX9961BLCCQ+TD			0C to +70C	RoHS/Lead-Free: Yes
MAX9961BLCCQ-D		TQFP;100 pin;14x14x1mm Dwg: 21-0148A (PDF) Use pkgcode/variation: C100E-8R*	0C to +70C	RoHS/Lead-Free: No Materials Analysis
MAX9961BDCCQ-D		TQFP;100 pin;14x14x1mm Dwg: 21-0148A (PDF) Use pkgcode/variation: C100E-8R*	0C to +70C	RoHS/Lead-Free: No Materials Analysis
MAX9961ALCCQ-D		TQFP;100 pin;14x14x1mm Dwg: 21-0148A (PDF) Use pkgcode/variation: C100E-8R*	0C to +70C	RoHS/Lead-Free: No Materials Analysis
MAX9961ADCCQ-D		TQFP;100 pin;14x14x1mm Dwg: 21-0148A (PDF) Use pkgcode/variation: C100E-8R*	0C to +70C	RoHS/Lead-Free: No Materials Analysis

Didn't Find What You Need?

CONTACT US: SEND US AN EMAIL

Copyright 2007 by Maxim Integrated Products, Dallas Semiconductor • Legal Notices • Privacy Policy