SLLS110B - OCTOBER 1980 - REVISED MAY 1995


- Meets or Exceeds the Requirements of ANSI Standards EIA/TIA-423-B and -232-E and ITU Recommendations V.10 and V.28
- Output Slew Rate Control
- Output Short-Circuit-Current Limiting
- Wide Supply Voltage Range
- 8-Pin Package
- Designed to Be Interchangeable With National DS9636A

description

The uA9636AC is a dual, single-ended line driver designed to meet ANSI Standards EIA/TIA-423-B and EIA/TIA-232-E and ITU Recommendations V.10 and V.28. The slew rates of both amplifiers are controlled by a single external resistor, $R_{(WS)}$, connected between the wave-shape-control (W-S) terminal and GND. Output current limiting is provided. Inputs are compatible with TTL and CMOS and are diode protected against negative transients. This device operates from ± 12 V and is supplied in an 8-pin package.


The uA9636AC is characterized for operation from 0°C to 70°C.

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram






Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Positive supply voltage range, V _{CC+} (see Note 1)	V _{CC} to 15 V
Negative supply voltage range, V _{CC}	0.5 V to –15 V
Output voltage, VO	±15 V
Output current, IO	±150 mA
Continuous total power dissipation	See Dissipation Rating Table
Continuous total power dissipation	·
·	0°C to 70°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to the network ground terminal.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW
Р	1000 mW	8.0 mW/°C	640 mW

recommended operating conditions

	MIN	NOM	MAX	UNIT
Positive supply voltage, V _{CC+}	10.8	12	13.2	V
Negative supply voltage, V _{CC} _	-10.8	-12	-13.2	V
High-level input voltage, V _{IH}	2	2		V
Low-level input voltage, V _{IL}			0.8	V
Wave-shaping resistor, R _(WS)	10)	1000	kΩ
Operating free-air temperature, T _A	()	70	°C



SLLS110B - OCTOBER 1980 - REVISED MAY 1995

electrical characteristics over recommended ranges of free-air temperature, supply voltage, and wave-shaping resistance (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS	MIN	TYP [†]	MAX	UNIT
VIK	Input clamp voltage	I _I = -15 mA			-1.1	-1.5	V
			R _L = ∞	5	5.6	6	
Vон	High-level output voltage	V _I = 0.8 V	$R_L = 3 \text{ k}\Omega \text{ to GND}$	5	5.6	6	V
			$R_L = 450 \Omega$ to GND	4	5.4	6	
			R _L = ∞	-6‡	-5.7	-5	
VOL	Low-level output voltage	V _I = 2 V	$R_L = 3 \text{ k}\Omega \text{ to GND}$	-6‡	-5.6	-5	V
			$R_L = 450 \Omega$ to GND	-6‡	-5.4	-4	
1	Lligh lovel input current	V _I = 2.4 V	-			10	
lιΗ	High-level input current	V _I = 5.5 V	V _I = 5.5 V				μΑ
I _I L	Low-level input current	V _I = 0.4 V			-20	-80	μА
IO	Output current (power off)	$V_{CC\pm}=0$,	V _O = ± 6 V			±100	μΑ
1	Chart sires to saturat surrents	V _I = 2 V		15	25	150	mA
los	Short-circut output current§	V _I = 0		-15	-40	-150	mA
rO	Output resistance	R _L = 450 Ω			25	50	Ω
ICC+	Positive supply current	$V_{CC} = \pm 12 \text{ V},$ $R_{(WS)} = 100 \text{ k}\Omega,$	V _I = 0, Output open		13	18	mA
ICC-	Negative supply current	$V_{CC} = \pm 12 \text{ V},$ $R_{(WS)} = 100 \text{ k}\Omega,$	V _I = 0, Output open		-13	-18	mA


switching characteristics, $V_{CC\pm}$ = ± 12 V, T_A = $25^{\circ}C$ (see Figure 1)

	PARAMETER		TEST CONDITIONS				MAX	UNIT
				$R_{(WS)} = 10 \text{ k}\Omega$	0.8	1.1	1.4	
 	Transition time law to high level output	$R_1 = 450 \text{ k}\Omega$	$C_{I} = 30 pF$	$R_{(WS)} = 100 \text{ k}\Omega$	8	11	14	
TH	t _{TLH} Transition time, low- to high-level output		CL = 30 βF	$R_{(WS)} = 500 \text{ k}\Omega$	40	55	70	μs
				$R(WS) = 1 M\Omega$	80	110	140	
				$R(WS) = 10 k\Omega$	0.8	1.1	1.4	
l	Transition time high to law level output	R _L = 450 kΩ,	O: 20 = E	$R_{(WS)} = 100 \text{ k}\Omega$	8	11	14	
tTHL	Transition time, high- to low-level output		$C_L = 30 pF$	$R_{(WS)} = 500 \text{ k}\Omega$	40	55	70	μs
				$R_{(WS)} = 1 M\Omega$	80	110	140	

[†] All typical values are at V_{CC} = ±12 V, T_A = 25°C. ‡ The algebraic convention, in which the less-positive (more-negative) limit is designated as minimum, is used in this data sheet for logic voltage levels, e.g., when -5 V is the maximum, the minimum is a more-negative voltage.

 $[\]S$ Not more than one output should be shorted to ground at a time.

PARAMETER MEASUREMENT INFORMATION




NOTES: A. C_L includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: $t_{\Gamma} \le 10$ ns, t_{Γ}


Figure 1. Test Circuit and Voltage Waveforms

TYPICAL CHARACTERISTICS





TYPICAL CHARACTERISTICS






Figure 5

TRANSITION TIME vs WAVE-SHAPING RESISTANCE




Figure 6

APPLICATION INFORMATION




Figure 7. EIA/TIA-423-B System Application

www.ti.com 14-Jun-2023

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
UA9636ACD	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	9636AC	
UA9636ACDR	LIFEBUY	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	9636AC	
UA9636ACP	LIFEBUY	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	UA9636ACP	
UA9636ACPE4	LIFEBUY	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	UA9636ACP	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

www.ti.com 14-Jun-2023


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Aug-2022


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

	Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	` '	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ı	UA9636ACDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Aug-2022




*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	UA9636ACDR	SOIC	D	8	2500	340.5	336.1	25.0	

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Aug-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
UA9636ACD	D	SOIC	8	75	507	8	3940	4.32
UA9636ACP	Р	PDIP	8	50	506	13.97	11230	4.32
UA9636ACPE4	Р	PDIP	8	50	506	13.97	11230	4.32

PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated