MPQ3425



3A, 55V Boost Converter with Programmable Switching Frequency, AEC-Q100 Qualified

DESCRIPTION

The MPQ3425 is a current control mode, step-up converter with a 3.5A, $90m\Omega$ internal MOSFET that provides fast transient response. It operates with an input voltage as low as 3.1V, and can generate up to 55V.

MPQ3425 The features а configurable switching frequency of up to 2MHz for easy filtering and low noise. An external compensation pin allows the user to flexibly set loop dynamics and operates with small, low-ESR ceramic output capacitors. The soft start feature provides a small inrush current and can be programmed with an external capacitor.

Full protection features include under-voltage lockout (UVLO), current limiting, and thermal shutdown.

The MPQ3425 is available in low-profile QFN-14 (3mmx4mm) and QFN-14 (4mmx4mm) packages with an exposed pad. The QFN-14 (4mmx4mm) package is available in a wettable flank package.

FEATURES


- Wide 3.1V to 22V BIAS Supply Voltage Range
- Wide 3V to 50V Input Voltage Range
- 3.5A, 90mΩ, Power MOSFET
- Output Voltage up to 55V
- Programmable 300kHz to 2MHz f_{SW}
- Programmable Under-Voltage Lockout (UVLO), Soft Start, UVLO Hysteresis
- Micropower Shutdown <1µA
- Thermal Shutdown OTP (160°C)
- Available in QFN-14 (3mmx4mm) and QFN-14 (4mmx4mm) Packages
- QFN-14 (4mmx4mm) Package Is Available in a Wettable Flank Package
- Available in AEC-Q100 Grade 1

APPLICATIONS

- Automotive Systems
- Boost Converter and Single-Ended Primary-Inductance Converter (SEPIC) Topologies
- Pre-Boost Applications
- Microphones and Tuner Bias

All MPS parts are lead-free and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are registered trademarks of Monolithic Power Systems, Inc. or its subsidiaries.

TYPICAL APPLICATION





ORDERING INFORMATION

Part Number	Package **	Top Marking	MSL Rating
MPQ3425DL*	QFN-14 (3mmx4mm)	See Below	1
MPQ3425DL-AEC1**	QFN-14 (3mmx4mm)	See Below	1
MPQ3425GRE-AEC1	QFN-14 (4mmx4mm)	See Below	1

^{*} For Tape & Reel, add suffix -Z (e.g. MPQ3425DL-LF-Z).

TOP MARKING (MPQ3425DL)

MPYW 3425 LLL

MP: MPS prefix Y: Year code W: Week code 3425: Part number LLL: Lot number

TOP MARKING (MPQ3425GRE)


MPSYWW MP3425 LLLLLL E

MP: MPS prefix Y: Year code W: Week code 3425: Part number LLL: Lot number

^{**} For RoHS-compliant-packaging, add suffix -LF (e.g. MPQ3425DL-AEC1-LF-Z).



PACKAGE REFERENCE





PIN FUNCTIONS

Pin #	Name	Description
1	COMP	Compensation. Connect a capacitor and resistor in series from COMP to AGND for loop stability.
2	EN	Regulator on/off control input. Pull EN high to turn the converter on; pull EN low to turn it off. When not in use, connect EN to the (external or internal) input source through a $100k\Omega$ pull-up resistor for automatic start-up if $V_{IN} > 6V$. EN can also be used to program V_{IN} UVLO. Do not leave EN floating.
3	BIAS	Internal LDO supply. BIAS must be bypassed locally.
4, 5, 6	SW	Power switch output. SW is the drain of the internal MOSFET switch. Connect the power inductor and output rectifier to SW.
7	VDD	LDO output.
8, 9, 10, exposed pad	PGND	Power ground. The bottom exposed pad is the power ground. For best thermal resistance, solder the exposed pad to the underlying PCB.
11	AGND	Analog ground. Connect AGND to the ground plane through the exposed pad.
12	SS	Soft-start control. Connect a soft-start capacitor (Css) to the SS pin. Css is charged with a constant current of 5μA. Leave SS disconnected if soft start functionality is not needed.
13	FB	Feedback input. The reference voltage is 1.25V. Connect a resistor divider to FB.
14	FSET	Frequency programming. Connect a resistor from FSET to AGND. The voltage on FSET is regulated internally to 0.5V. The current flowing out of FSET sets the operation frequency linearly.

ABSOLUTE MAXIMUM RATINGS (1)

SW	0.5V to +55V
BIAS	0.5V to +22V
All other pins	0.3V to +6.5V
Continuous power dissipation ($T_A = 25^{\circ}C)^{(2)}$
QFN-14	2.5W
Junction temperature	150°C
Lead temperature	260°C
Storage temperature	-65°C to +150°C

ESD Ratings

Human body model (HBM)	±2000V
Charged device model (CDM)	±750V

Recommended Operating Conditions (3)

Supply voltage (V _{BIAS})	3.1V to 22V
Output voltage (V _{OUT})	
Operating junction temp (T _J)	

Thermal Resistance	$oldsymbol{ heta}$ JA	$oldsymbol{ heta}$ JC	
QFN-14 (3x4)	50	12°C/W	1
QFN-14 (4x4)	47.2	4.8°C/V	V

Notes:

- Absolute maximum ratings are rated under room temperature unless otherwise noted. Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T_J (MAX), the junction-to-ambient thermal resistance θ_{JA}, and the ambient temperature T_A. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = (T_J (MAX) T_A) / θ_{JA}. Exceeding the maximum allowable power dissipation can produce an excessive die temperature, which may cause the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.



ELECTRICAL CHARACTERISTICS

 V_{BIAS} = V_{IN} = V_{EN} = 5V, T_J = -40°C to +125°C, typical values are at T_J = 25°C, unless otherwise noted.

Parameter	Symbol	Condition		Min	Тур	Max	Units
Operating supply voltage	V _{BIAS}			3.1		22	V
Under-voltage lockout (UVLO) threshold		V _{BIAS} rising	$T_J = 25^{\circ}C$ $T_J = -40^{\circ}C \text{ to } +125^{\circ}C$	2.8 2.75		3.1 3.15	\
UVLO hysteresis					250		mV
VDD voltage gate driver voltage supply	V_{VDD}	C = 10nF				6	٧
Shutdown supply current	I _{IN_SD}	V _{EN} = 0V				1	μA
Quiescent supply current	I _{IN}	V _{FB} = 1.35V	$T_J = 25^{\circ}C$ $T_J = -40^{\circ}C \text{ to } +125^{\circ}C$		650	900 950	μA
Switching frequency	f _{SW}	$FSET = 84.5k\Omega$		0.44	0.55	0.66	MHz
Minimum off time	toff	V _{FB} = 0V			40		ns
Minimum on time (4)	ton	V _{FB} = 1.35V			100		ns
EN high threshold		V _{EN} rising (switching)	$T_J = 25^{\circ}C$ $T_J = -40^{\circ}C \text{ to } +125^{\circ}C$	1.45 1.4	1.5	1.55 1.6	V
EN high threshold		V _{EN} rising (micro	power)			1.0	V
EN low threshold			$T_J = 25^{\circ}C$ $T_J = -40^{\circ}C \text{ to } +125^{\circ}C$	0.5 0.45			٧
EN input bias current		V _{EN} = 0V, 5V			0.1	1	μA
UVLO hysteresis current into EN		1V < EN < 1.4V			4		μA
Soft-start current	Iss				6		μA
Feedback (FB) voltage	V_{FB}		$T_J = 25^{\circ}C$ $T_J = -40^{\circ}C \text{ to } +125^{\circ}C$	1.200 1.19	1.225	1.250 1.26	٧
FB input bias current				-200	-100		nA
Error amplifier (EA) voltage gain (4)	Avea				300		V/V
EA transconductance (4)	GEA				160		μA/V
EA output current (4)					20		μA
Current-sense gain (4)	Gcs	I _{SW} / V _{COMP}			9		A/V
SW on resistance	R _{DS(ON)}				90		mΩ
SW current limit	Ішміт	Duty cycle = 0%	$T_J = 25^{\circ}C$ $T_J = -40^{\circ}C \text{ to } +125^{\circ}C$	3.5 3	5		Α
Thermal shutdown (4)	T _{SD}				160		°C

Note:


© 2023 MPS. All Rights Reserved.

⁴⁾ Guaranteed by design. Not tested in production.



TYPICAL CHARACTERISTICS

 V_{IN} = 12V, V_{OUT} = 48V, C_{OUT} = 4.7 μ F, f_{SW} = 300kHz, T_A = 25°C, unless otherwise noted.





TYPICAL PERFORMANCE CHARACTERISTICS

 $V_{OUT} = 15V$, L = 6.2 μ H, $f_{SW} = 400$ kHz, $C_{OUT} = 22\mu$ F, $T_A = 25$ °C, unless otherwise noted.

Current vs. Duty Cycle 6 5 4 3 2 1 0

40

DUTY CYCLE (%)


60


80


100


20


0















 V_{OUT} = 15V, L = 6.2 μ H, f_{SW} = 400kHz, C_{OUT} = 22 μ F, T_A = 25°C, unless otherwise noted.













 $V_{OUT} = 15V$, L = 6.2 μ H, $f_{SW} = 400$ kHz, $C_{OUT} = 22\mu$ F, $T_A = 25$ °C, unless otherwise noted.






 $V_{OUT} = 15V$, L = 6.2 μ H, $f_{SW} = 400$ kHz, $C_{OUT} = 22\mu$ F, $T_A = 25$ °C, unless otherwise noted.




M 10.0ms A Ch1 \ 2.60




 V_{OUT} = 15V, L = 6.2 μ H, f_{SW} = 400kHz, C_{OUT} = 22 μ F, T_A = 25°C, unless otherwise noted.





 $V_{OUT} = 15V$, L = 6.2 μ H, $f_{SW} = 400$ kHz, $C_{OUT} = 22\mu$ F, $T_A = 25$ °C, unless otherwise noted.



FUNCTIONAL BLOCK DIAGRAM




Figure 1: Functional Block Diagram



OPERATION

The MPQ3425 uses a constant-frequency, peak current control mode boost regulation architecture to regulate the feedback voltage (V_{FB}). Figure 1 on page 13 shows operation details for the MPQ3425.

At the beginning of each cycle, the N-channel MOSFET turns on, forcing the inductor current (I_L) to rise. The current at the source of the MOSFET is measured internally and converted to a voltage by the current-sense amplifier. The current-sense amplifier voltage is compared to the error voltage at COMP. The output voltage (V_{OUT}) of the error amplifier (EA) is an amplified version of the difference between the 1.225V reference voltage (V_{REF}) and V_{FB} .

When V_{REF} and V_{FB} are equal, the PWM comparator turns off the MOSFET. I_{L} flows to the output capacitor (C_{OUT}) through the external rectifier diode. This causes I_{L} to decrease. The peak inductor current is controlled by the COMP voltage (V_{COMP}), which is controlled by V_{OUT} . V_{OUT} is regulated by I_{L} to satisfy the load. Current mode regulation improves transient response and control loop stability.

APPLICATION INFORMATION

Selecting the Switching Frequency

The switching frequency (f_{SW}) is set by R5, and can be calculated with Equation (1):

$$f_{sw} = 23 \times (R5^{-0.86})$$
 (1)

Where R5 is in $k\Omega$.

Table 1 shows more frequency options.

Table 1: Frequency Selection

R5 (kΩ)	Frequency (MHz)
180	0.26
160	0.29
150	0.31
143	0.32
66.5	0.62
35.7	1.06
25	1.44
18	1.91
16	2.12
14	2.37

UVLO Hysteresis

The MPQ3425 features a programmable UVLO hysteresis (see Figure 2). When VIN powers up, a 4 μ A current sink is applied to the resistor divider attached to EN. Therefore, VIN must increase by a set amount to overcome the current sink. This amount is the current sink times the resistor from VIN to EN. Once EN reaches 1.5V, the current sink turns off to create the reverse hysteresis for VIN falling.




Figure 2: UVLO Hysteresis

The UVLO hysteresis can be calculated with Equation (2):

UVLO Hysteresis =
$$4\mu A \times R_{TOP}$$
 (2)

Selecting the Soft-Start Capacitor

The MPQ3425 uses a soft-start (SS) timer that limits V_{COMP} during start-up to prevent excessive

current at the input. This prevents premature termination of the source voltage at start-up due to an input current (I_{IN}) overshoot.

When power is applied to the MPQ3425 and the EN pin is asserted, a $5\mu A$ internal current source charges the external SS capacitor (C_{SS}). As C_{SS} is charged, the SS voltage (V_{SS}) rises. When V_{SS} reaches 250mV, the MPQ3425 begins switching at a quarter of the programmed frequency. This is known as frequency foldback mode.

At 800mV, f_{SW} becomes the programmed value. Soft start ends when V_{SS} reaches 2.5V. This limits I_L at start-up, forcing I_{IN} to rise slowly to the current required to regulate V_{OUT} .

The soft-start time (t_{SS}) is determined with Equation (3):

$$t_{SS} = \frac{C_{SS} \times 10^{-9} \times 2.5V}{6\mu A}$$
 (3)

Where C_{SS} (nF) is the soft-start capacitor from SS to GND.

Setting the Output Voltage

 V_{OUT} is sensed through two sensing resistors in series (R2 and R3). V_{FB} is typically 1.225V. V_{OUT} can be calculated with Equation (4):

$$V_{OUT} = V_{REF} \times (1 + \frac{R2}{R3}) \tag{4}$$

Where R2 is the top feedback resistor, R3 is the bottom feedback resistor, and V_{REF} is the reference voltage (typically 1.225V).

Select feedback resistors in the $10k\Omega$ range or higher for optimum efficiency.

Selecting the Input Capacitor

An input capacitor is required to supply AC ripple current to the inductor while limiting noise at the input source. A low-ESR capacitor is required to keep noise minimal. Ceramic capacitors are recommended, but tantalum or low-ESR electrolytic capacitors are also sufficient.

Use an input capacitor with a value greater than $4.7\mu F$. The capacitor can be electrolytic, tantalum, or ceramic. However, since the

capacitor absorbs the input switching current, it requires an adequate ripple current rating. Use a capacitor with an RMS current rating greater than the inductor ripple current. See the Selecting the Inductor section to determine the inductor ripple current.

To ensure stable operation, place the input capacitor as close to the IC as possible. Alternately, a smaller, high-quality, $0.1\mu F$ ceramic capacitor may be placed closer to the IC with the larger capacitor placed further away. If using this technique, the larger capacitor should be tantalum or electrolytic. All ceramic capacitors should be placed close to the MPQ3425.

Selecting the Output Capacitor

The output capacitor must maintain the DC output voltage. Low-ESR capacitors are recommended to keep the output voltage ripple low. The characteristics of the output capacitor also affect the stability of the regulation control system. Ceramic, tantalum, or low-ESR electrolytic capacitors are recommended. With ceramic capacitors, the capacitance dominates the impedance at the switching frequency, so the output voltage ripple is independent of the ESR. The output voltage ripple (VRIPPLE) can be estimated with Equation (5):

$$V_{\text{RIPPLE}} \cong \frac{(1 - \frac{V_{\text{IN}}}{V_{\text{OUT}}}) \times I_{\text{LOAD}}}{C_{\text{OUT}} \times f_{\text{SW}}}$$
 (5)

Where V_{IN} and V_{OUT} are the DC input and output voltages respectively, I_{LOAD} is the load current, f_{SW} is the switching frequency, and C_{OUT} is the capacitance of the output capacitor.

With tantalum or low-ESR electrolytic capacitors, the ESR dominates the impedance at the switching frequency. Estimate the output voltage ripple (VRIPPLE) with Equation (6):

$$V_{\text{RIPPLE}} \cong \frac{(1 - \frac{V_{\text{IN}}}{V_{\text{OUT}}}) \times I_{\text{LOAD}}}{C_{\text{OUT}} \times f_{\text{SW}}} + \frac{I_{\text{LOAD}} \times R_{\text{ESR}} \times V_{\text{OUT}}}{V_{\text{IN}}}$$
(6)

Where R_{ESR} is the equivalent series resistance of the output capacitor.

Choose an output capacitor that satisfies the output ripple and load transient requirements of

the design. A $4.7\mu F$ to $22\mu F$ ceramic capacitor is suitable for most applications.

Selecting the Inductor

A larger-value inductor results in less ripple current and a lower peak inductor current, reducing stress on the internal N-channel switch. However, a larger-value inductor also has a larger physical size, higher series resistance, and lower saturation current.

Allow the peak-to-peak ripple current to be approximately 30% to 50% of the maximum input current. Ensure that the peak inductor current is below 75% of the current limit at the operating duty cycle to prevent regulation loss caused by the current limit. The inductor must not saturate under the worst-case load transient and start-up conditions. Calculate the required inductance with Equation (7):

$$L = \frac{V_{IN} \times (V_{OUT} - V_{IN})}{V_{OUT} \times f_{SW} \times \Delta I}$$
 (7)

Where ΔI is the peak-to-peak inductor ripple current, $\Delta I = (30\% \text{ to } 50\%) \times I_{LOAD_MAX}$.

Calculate the max input current (I_{IN_MAX}) with Equation (8):

$$I_{IN_MAX} = \frac{V_{OUT} \times I_{LOAD_MAX}}{V_{IN} \times \eta}$$
 (8)

Where I_{LOAD_MAX} is the maximum load current, and η is the efficiency.

Selecting the Diode

The output rectifier diode supplies current to the inductor when the internal MOSFET is off. Use a Schottky diode to reduce losses caused by the diode forward voltage and recovery time. The diode should be treated for a reverse voltage equal to or greater than V_{OUT} . The average current rating must be greater than the maximum load current, and the peak current rating must be greater than the peak inductor current.

Compensation

The output of the transconductance error amplifier (COMP) is used to compensate for the regulation control system. The system uses two poles (F_{P1} and F_{P2}) and one zero (F_{Z1}) to stabilize the control loop. F_{P1} is set by the

output capacitor (C_{OUT}) and the load resistance (R_{LOAD}). F_{P2} is set by the compensation capacitor (C_{COMP}). F_{Z1} is set by the compensation resistor (R_{COMP}) and C_{COMP} .

These poles are determined by Equation (9), Equation (10), and Equation (11), respectively:

$$F_{P1} = \frac{1}{2 \times \Pi \times R_{LOAD} \times C_{QUT}} (Hz) \qquad (9)$$

$$F_{\text{P2}} = \frac{G_{\text{EA}}}{2 \times \Pi \times A_{\text{VEA}} \times C_{\text{COMP}}} (\text{Hz}) \tag{10}$$

$$F_{z_1} = \frac{1}{2 \times \Pi \times R_{COMP} \times C_{COMP}} (Hz)$$
 (11)

Where R_{LOAD} is the load resistance, G_{EA} is the error amplifier transconductance, and A_{VEA} is the error amplifier voltage gain.

The DC loop gain can be calculated with Equation (12):

$$A_{\text{VDC}} = \frac{A_{\text{VEA}} \times V_{\text{IN}} \times R_{\text{LOAD}} \times V_{\text{FB}} \times G_{\text{CS}}}{0.5 \times {V_{\text{OLT}}}^2} (\text{V/V}) \quad (12)$$

Where G_{CS} is the compensation voltage to the inductor current gain, and the V_{FB} is the feedback regulation threshold.

There is also a right half-plane zero (RHPZ) that exists in continuous conduction mode in step-up converters, where I_L does not drop to zero in each cycle.

The RHPZ frequency (f_{RHP}) can be calculated with Equation (13):

$$f_{RHP} = \frac{R_{LOAD}}{2 \times \Pi \times L} \times (\frac{V_{IN}}{V_{OUT}})^2 (Hz)$$
 (13)

Table 2 lists the recommended compensation components for different input voltages, output voltages, and capacitances of the most frequently used output ceramic capacitors. Ceramic capacitors have extremely low ESR values, so a second compensation capacitor from COMP to GND is not required.

For a faster control loop and better transient response, set capacitor C7 to the recommended value in Table 2. Then slowly increase the resistance of R6 and check the load step response on a bench to ensure that the ringing and overshoot on V_{OUT} at the edge of the load steps is minimal. Finally, check the compensation by calculating the DC loop gain and the crossover frequency.

The crossover frequency where the loop gain drops to 0dB (a gain of 1) can be obtained visually by placing a -20dB/decade slope at each pole, and a +20dB/decade slope at each zero. The crossover frequency should be at least one decade below f_{RHP} at the maximum output load current to obtain a high enough phase margin for stability.

Table 2: Component Selection

V _{IN} (V)	V _{OUT} (V)	Соит (µF)	R_{COMP} ($k\Omega$)	C _{COMP} (nF)	Switching Frequency (kHz)	Inductor (µH)
3	12	4.7	10	6.8	600	8.2
3	12	10	15	6.8	600	8.2
5	12	10	12	4.7	600	6.8
5	12	22	25	4.7	600	6.8
5	18	4.7	12	4.7	600	10
5	18	10	25	4.7	600	10
12	22	4.7	10	6.8	600	10
12	22	10	20	6.8	600	10
12	24	22	40	6.8	600	10
12	48	4.7	30	4.7	600	33



PCB Layout Guidelines

Efficient PCB layout is critical for stable operation and low noise. For best results, refer to Figure 3 and follow the guidelines below:

- 1. Place all components as close to the IC as possible.
- 2. Keep the path between L1, D1, and C_{OUT} as short as possible to minimize noise and ringing.
- 3. Place C_{IN} close to IN for the best decoupling results.
- 4. Keep all feedback components close to FB to prevent noise injections on the FB trace.
- 5. Tie the ground return of C_{IN} and C_{OUT} close to GND.




Figure 3: Recommended PCB Layout

TYPICAL APPLICATION CIRCUITS




Figure 4: Typical Application Circuit for Boost Topology (15V Output)




Figure 5: Typical Application for Boost Topology (48V Output)






Figure 6: Typical Application for SEPIC Topology (BIAS with NPN Plus 5.6V Zener Diode)

Table 3: VIN Supply Current for Different fsw

fsw (MHz)	V _{IN} Supply Current (mA)
0.5	3
1	4
2	7






Figure 7: Typical Application for SEPIC Topology (Start-Up through BIAS and Vout) (5)




Figure 8: Typical Application for SEPIC Topology (Start-Up through LDO) (5)

© 2023 MPS. All Rights Reserved.





Figure 9: Typical Application for SEPIC Topology (Start-Up through BIAS) (5)


Note:

5) See Table 3 on page 20 for the V_{IN} Supply Current for Different f_{SW} .

PACKAGE INFORMATION


QFN-14 (3mmx4mm)





TOP VIEW

BOTTOM VIEW








SIDE VIEW

DETAIL A



NOTE:


- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH.
- 3) LEAD COPLANARITY SHALL BE 0.10 MILLIMETER MAX.
- 4) DRAWING CONFORMS TO JEDEC MO-229, VARIATION VEED-5.
- 5) DRAWING IS NOT TO SCALE.


RECOMMENDED LAND PATTERN



PACKAGE INFORMATION (continued)


QFN-14 (4mmx4mm) Wettable Flank






TOP VIEW


BOTTOM VIEW





SIDE VIEW

SECTION A-A




NOTE:

- 1) THE LEAD SIDE IS WETTABLE.
- 2) ALL DIMENSIONS ARE IN MILLIMETERS.
- 3) EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH.
- 4) LEAD COPLANARITY SHALL BE 0.08 MILLIMETERS MAX.
- 5) JEDEC REFERENCE IS MO-220.
- 6) DRAWING IS NOT TO SCALE.

RECOMMENDED LAND PATTERN



CARRIER INFORMATION



Part Number	Package Description	Quantity/ Reel	Quantity/ Tube	Quantity/ Tray	Reel Diameter	Carrier Tape Width	Carrier Tape Pitch
MPQ3425DL- AEC1-Z	QFN-14 (3mmx4mm)	5000	N/A	N/A	13in	12mm	8mm
MPQ3425GRE- AEC1-Z	QFN-14 (4mmx4mm)	5000	N/A	N/A	13in	12mm	8mm



REVISION HISTORY

Revision #	Revision Date	Description	Pages Updated
1.0	05/24/2016	Initial Release	ı
		Updated the MSL Rating, and Top Marking, in the Ordering Information section	2
1.01	0/0/0000	Updated the ESD Ratings section	3
1.01	6/6/2022	Updated Package Information section	19
		Formatting updates	14–16, 20
		Updated footnote formatting	All
		 Added the QFN-14 (4mmx4mm) and wettable flank package information to the Description section Updated the Features section: Updated "Input Voltage Range" to "BIAS Supply Voltage Range" Added the "Wide 3V to 50V Input Voltage Range" bullet point Added thermal shutdown threshold (160°C) Added the QFN-14 (4mmx4mm) and wettable flank package information Updated the Applications section: Added the "Boost Converter and Single-Ended Primary-Inductance Converter (SEPIC) Topologies" bullet point Added the "Pre-Boost Applications" bullet point Updated the name of pin 3 to "BIAS" in the Typical Application schematic 	1
1.1	7/6/2023	Added the new part number (MPQ3425GRE-AEC1) information and QFN-14 (4mmx4mm) package information to the Ordering Information section; added the Top Marking section for the new part number (MPQ3425GRE) Updated the name of pin 3 to "BIAS" in the QFN-14 (3mmx4mm) package reference; added the QFN-14 (4mmx4mm) package reference	3
		 Updated the name of pin 3 to "BIAS" in the Pin Functions section Updated the SW range from "-0.5V to +22V" to "-0.5V to +55V" in the Absolute Maximum Ratings section Updated the V_{OUT} range from "3.1V to 22V" to "3.1V to 55V" in the Recommended Operating Conditions section Updated the Thermal Resistance section: Updated the first line to "QFN-14 (3mmx4mm)" Added the QFN-14 (4mmx4mm) package information 	4
		Updated the Electrical Characteristics conditions to " V_{BIAS} $V_{IN} = V_{EN} = 5V$ "; updated the "Operating input voltage parameter to "Operating supply voltage"; updated the "V symbol to " V_{BIAS} "; updated " V_{IN} " to " V_{BIAS} " in the UVI threshold parameter conditions	
		Updated V_{OUT} condition to "48V" in the Typical Characteristics section	6
		Updated Figure 1	13
		Updated Figure 1 page reference	14





REVISION HISTORY (continued)

Revision #	Revision Date	Description	Pages Updated
1.1	7/6/2023	Updated the reference to Table 3; updated Table 2	17
		Updated "MPQ3452" to "MPQ3425" in the headers	17–21
		Updated Figure 4 and Figure 5	19
		Added Table 3	20
		Added Figures 6–9	20–23
		Added the QFN-14 (4mmx4mm) package information to the Package Reference section	25–26
		Added the new part number (MPQ3425GRE-AEC1-Z) information to the Carrier Information section	27
		Updated "22V" to "55V" in the headers	All

Notice: The information in this document is subject to change without notice. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.