



Universal Serial Bus Transceiver

General Description

The MIC2550 is a single-chip transceiver that complies with the physical layer specifications for Universal Serial Bus (USB).

The MIC2550 supports full-speed (12Mbps) dual supply voltage operation (patent pending) and low-speed (1.5Mbps) operation.

A unique dual supply voltage operation allows the MIC2550 to reference the system I/F I/O signals to a supply voltage down to 2.5V while independently powered by the USB $\rm V_{BUS}$. This allows the system interface to operate at its core voltage without addition of buffering logic and also reduce system operating current.

Features

- Compliant to USB Specification Revision 2.0 for low-speed (1.5Mbps) and full-speed (12Mbps) operation
- Compliant to IEC-61000-4.2 (Level 2)
- · Operation down to 2.5V
- Dual supply voltage operation
- Integrated speed-select termination supply
- Very low power consumption meets USB suspendcurrent requirements
- Small 14-pin TSSOP and 16-pin MLF™ packages


Applications

- · Personal digital assistants (PDA)
- Palmtop computers
- Cellular telephones

Ordering Information


Part Nu		
Standard	Package	
MIC2550BTS	MIC2550YTS	14-Pin TSSOP
MIC2550BML	MIC2550YML	16-Pin MLF™

System Diagram




MicroLeadFrame and MLF are trademarks of Amkor Technology. SurgX is a registered trademark of Cooper Electronics Technologies.

Pin Configuration



14-Pin TSSOP (TM)



16-Pin MLF™ (ML)

Pin Description

Pin Name	Pin Number MIC2550BTS	Pin Number MIC2550BML	Pin Function
VIF	1	15	System Interface Supply Voltage (Input): Determines logic voltage levels for system interface signaling to logic controller.
SPD	2	1	Speed (Input): Edge rate control. Logic high selects full-speed edge rates. Logic low selects low-speed edge rates.
RCV	3	2	Receive Data (Output): System interface receive data interface to logic controller.
VP	4	3	Plus (Input/Output): System interface signal to logic controller. If OE# is logic 1, VP is a receiver output (+); If OE# is logic 0, VP is a driver input (+).
VM	5	4	Minus (Input/Output): System interface signal to logic controller. If OE# is logic 1, VM is a receiver output (–); If OE# is logic 0, VM is a driver input (–).
NC	6, 13	5, 8, 13 16	Not internally connected.
GND	7	6	Ground: Power supply return and signal reference.
SUS	8	7	Suspend (Input): Logic high turns off internal circuits to reduce supply current.
OE#	9	9	Output Enable (Input): Active-low system interface input signal from logic controller. Logic low causes transceiver to transmit data onto the bus. Logic high causes the transceiver to receive data from the bus.
D–	10	10	USB Differential Data Line – (Input/Output)
D+	11	11	USB Differential Data Line + (Input/Output)
VTRM	12	12	Termination Supply (Output): 3.3V speed termination resistor supply output.
VBUS	14	14	USB Supply Voltage (Input): Transceiver supply.

Absolute Maximum Ratings (Note 1)

Supply Voltage (V _{IF})	+6.5V
Input Voltage (V _{BUS})	0.5V(min)/5.5V(max)
Output Current (I _{D+} , I _D)	±50mA
Output Current (all others)	±15mA
Input Current	±50mA
Power Dissipation (P _D)	TBD
Storage Temperature (T _S)	65° to +150°C
ESD, Note 3	
V _{BUS} , D+, D	±10kV

Operating Ratings (Note 2)

Supply Voltage (V _{BUS})	4.0V to 5.25V
Temperature Range (T _A)	40°C to +85°C
Junction Temperature (T _J)	160°C
Package Thermal Resistance	
TSSOP (θ _{JA})	100°C/W

Electrical Characteristics (Note 8)

 $T_A = 25^{\circ}\text{C}$, **bold** values indicate $-40^{\circ}\text{C} \le T_A \le +85^{\circ}\text{C}$; typical values at $V_{BUS} = 5.0\text{V}$, $V_{IF} = 3.0\text{V}$; minimum and maximum values at $V_{BUS} = 4.0\text{V}$ to 5.25V, $V_{IF} = 2.5\text{V}$ to 3.6V; unless noted.

Symbol	Parameter			Condit	tion		Min	Тур	Max	Units
System and	USB Interface DC Chara	cteristi	cs				•		•	
V _{BUS}	USB Supply Voltage						4.0		5.25	V
V_{IF}	System I/F Supply Volta	age					2.5		5.25	٧
$V_{\rm IL}$	Low-Level Input Voltage	e, Note	4						0.15V _{IF}	V
$\overline{V_{IH}}$	High-Level Input Voltag	e, Note	4				0.85V _{IF}			V
$\overline{V_{OH}}$	High-Level Output Volta	age, No t	te 4	I _{OH} = 20μA			0.9V _{IF}			V
$\overline{V_{OL}}$	Low-Level Output Volta	ge, Not	e 4	I _{OL} = 2	0μΑ				0.1	V
I _{IL}	Input Leakage Current,	Note 4							±5	μΑ
Symbol	Parameter			Conditions			Min	Тур	Max	Units
		SPD	sus	OE#	Voltage	Load				
		1	0	1			1	1	5	μΑ
		1	0	0	-			1	5	μΑ
	VIF Supply Current	0	0	1	-			1	5	μΑ
I _{IF}		0	0	0	VBUS = 5.25V			1	5	μΑ
		0	1	0	VIF = 3.6V			1	5	μΑ
		1	0	0		f = 6MHz CLOAD = 50 pF, Note 7		325	650	μΑ
		0	0	0		f = 750kHz CLOAD = 600 pF Note 7		40	75	μΑ
		1	0	1				800	1100	μΑ
		1	0	0				3000	5000	μΑ
		0	0	1				230	350	μΑ
		0	0	0				400	700	μΑ
I_{VBUS}	VBUS Supply Current	0	1	0	VBUS = 5.25V			130	200	μΑ
		1	0	0	VIF = 3.6V	f = 6MHz CLOAD = 50 pF, Note 7		7.3	10	mA
		0	0	0		f = 750kHz CLOAD = 600 pF Note 7		3.6	5	mA
V_{TRM}	Termination Voltage			I _{TRM} =	2.5mA		3.0		3.6	V
ESD Protecti	on	-					•	-	-	1
IEC-1000-4-2	Air Discharge			10 puls	ses			±6		kV
(D+, D–, V _{BUS} only)	Contact Discharge	10 pulses					±6		kV	
March 2005	l	<u> </u>			3		1	<u> </u>	M9999	<u> </u> 9-031805

Symbol	Parameter	Condition	Min	Тур	Max	Units		
Transceiver DC Characteristics								
I _{LO}	Hi-Z State Data Line Leakage	$0V < V_{BUS} < 3.3V$, D+, D-, OE# = 1 pins only	-10		+10	μΑ		
V_{DI}	Differential Input Sensitivity	$I(D+) - (D-)I, V_{IN} = 0.8V - 2.5V$	0.2			V		
V_{CM}	Differential Common-Mode Range	Includes V _{DI} range	8.0		2.5	V		
V_{SE}	Single-Ended Receiver Threshold		8.0		2.0	V		
	Receiver Hysteresis, Note 6			200		mV		
V_{OL}	Static Output Low, Note 5	OE# = 0, R_L = 1.5kΩ to 3.6V			0.3	V		
V_{OH}	Static Output High, Note 5	OE# = 0, R_L = 15k Ω to GND	2.8		3.6	V		
V _{CRS}	Output Signal Crossover Voltage Note 6		1.3		2.0	V		
C_{IN}	Transceiver Capacitance, Note 6	Pin to GND			20	pF		
Z _{DRV}	Driver Output Resistance	Steady state drive, Note 6	6		18	Ω		
Low-Speed	Driver Characteristics, Note 7	•						
t _R	Transition Rise Time	$C_L = 50pF$ $C_L = 600pF$	75		300	ns ns		
t _F	Transition Fall Time	$C_L = 50pF$ $C_L = 600pF$	75		300	ns ns		
t _R /t _F	Rise and Fall Time Matching	T _R ÷ T _F	80		125	%		
V _{CRS}	Output Signal Crossover Voltage		1.3		2.0	V		
Full-Speed	Driver Characteristics, Note 7							
t_R	Transition Rise Time	C _L = 50pF	4		20	ns		
t _F	Transition Fall Time	C _L = 50pF	4		20	ns		
t _R /t _F	Rise and Fall Time Matching	T _R ÷ T _F	90		111.11	%		
V _{CRS}	Output Signal Crossover Voltage		1.3		2.0	V		
	r Timing, Note 7				•			
t _{PVZ}	OE# to RCVR Tri-state Delay	Figure 1			15	ns		
t _{PZD}	Receiver Tri-state to Transmit Delay	Figure 1	15			ns		
t _{PDZ}	OE# to DRVR Tri-state Delay	Figure 1			15	ns		
t_{PZV}	Driver Tri-state to Receiver Delay	Figure 1	15			ns		
t _{PLH}	V+/V- to D+/D- Propagation Delay	Figure 4			15	ns		
t _{PHL}	V+/V- to D+/D- Propagation Delay	Figure 4			15	ns		
t _{PLH}	D+/D- to RCV Propagation Delay	Figure 3			15	ns		
t _{PHL}	D+/D- to RCV Propagation Delay	Figure 3			15	ns		
t _{PLH}	D+/D- to V+/D- Propagation Delay	Figure 3			8	ns		
t _{PHL}	D+/D- to V+/D- Propagation Delay	Figure 3			8	ns		

- **Note 1.** Exceeding the absolute maximum rating may damage the device.
- Note 2. The device is not guaranteed to function outside its operating rating.
- Note 3. Devices are ESD sensitive. Handling precautions recommended. Human body model, 1.5k in series with 100pF.
- Note 4. Applies to the VP, VM, RCV, OE#, SPD, and SUS pins.
- Note 5. Applies to D+, D-.
- Note 6. Not production tested. Guaranteed by design.
- Note 7. Characterized specification(s), but not production tested.
- Note 8. Specification for packaged product only.

Timing Diagrams




Figure 1. Enable and Disable Times



Figure 2. Rise and Fall Times




Figure 3. Receiver Propagation Delay D+/D– to RCV, $\rm V_{P},$ and $\rm V_{M}$




Figure 4. Driver Propagation Delay $V_{\rm P}$ and $V_{\rm M}$ to D+/D-

OE# = 0 (Transmit):									
Input									
VP	VM	D+ D- RCV			Result				
0	0	0	0	Х	SE0				
0	1	0	1	0	Logic 0				
1	0	1	0	1	Logic 1				
1	1	1	1	X	Undefined				
OE# = 1 (Recei	OE# = 1 (Receive):								
Int	out		Output						
D+	D-	VP	VM	RCV	Result				
0	0	0	0	Х	SE0				
0	1	0	1	0	Logic 0				
1	0	1	0	1	Logic 1				
1	1	1	1	Х	Undefined				

Table 1. Truth Table

Test Circuits




Figure 5. Load for Enable and Disable Time (D+, D-)




Figure 6. V_P , V_M and RCV Load





Figure 7. D+ and D- Load

 C_L = 50pF, full speed C_L = 50pF, low speed (minimum timing) C_L = 600pF, low speed (maximum timing) *1.5k on D– for low speed or D+ for high speed

Block Diagram



Applications Information


The MIC2550 is designed to provide USB connectivity in mobile systems where system supply voltages are not available to satisfy USB requirements. The MIC2550 can operate down to supply voltages of 2.5V and still meet USB physical layer specifications. As shown in the system diagram, the MIC2550 takes advantage of USB's supply voltage, V_{BUS} , to operate the transceiver. The system voltage, V_{IF} , is used to set the reference voltage used by the digital I/O lines (VP, VM, RCV, OE#, SPD, and SUS pins) interfacing to the system. Internal circuitry provides translation between the USB and system voltage domains. V_{IF} will typically be the main supply voltage rail for the system.

In addition, a 3.3V, 10% termination supply voltage, V_{TRM} , is provided to support speed selection. A 0.47 μ F (minimum) capacitor from V_{TRM} to ground is required to ensure stability. As shown in the typical application diagram, a 1 μ F capacitor is recommended. A 1.5K resistor is required between this pin and the D+ or D– lines to respectively specify full-speed or low-speed operation.

Power Supply Configurations

V_{IF}/V_{BUS} Switched

When the V_{BUS} input pin is pulled to ground a low impedance path between V_{IF} and V_{BUS} can cause a high current flow from V_{IF} to V_{BUS} thereby damaging the MIC2550. This issue can arise in systems where V_{BUS} is driven from a power supply that can be switched off such as in the case of a desktop PC. Adding a Schottky diode, such as the ZHCS1000 by Zetex, in series with V_{BUS} will prevent any current flow during this condition. A solution is shown in Figure 8 below.



Note: *(Optional) See Text - Power Supply Configurations

Figure 8. Solution to V_{IF}/V_{BUS} Switching

I/O Interface Using 3.3V

In systems where the I/O interface utilizes a 3.3V USB controller, an alternate solution is shown in Figure 9. This configuration has the advantage over Figure 8, in that no extra components are needed. Ensure that the load on V_{TRM} does not exceed 1mA total.




Figure 9. I/O Interface Uses 3.3V

Internal 3.3V Source

If the device is self-powered and has 3.3V available, the circuit in Figure 10 is yet another power supply configuration option. In this configuration, the internal regulator is disabled and the 3.3V source and not V_{BUS} powers the entire chip.




Figure 10. Powering Chip from Internal 3.3V Source

Suspend

When the suspend pin (SUS) is high, power consumption is reduced to a minimum. V_{TRM} is not disabled. RCV, V_P and V_M are still functional to enable the device to detect USB activity. For minimal current consumption in suspend mode, it is recommended that OE# = 1.

External ESD Protection

The use of ESD transient protection devices is not required for operation, but is recommended. We recommend the following devices or the equivalent:

Cooper Electronics Technologies (www.cooperet.com) 41206ESDA SurgX[®] 0805ESDA SurgX[®]

Littelfuse (www.littelfuse.com) V0402MHS05 SP0503BAHT

Non-Multiplexed Bus

To save pin count for the USB logic controller interface, the MIC2550 was designed with $V_{\rm P}$ and $V_{\rm M}$ as bidirectional pins. To interface the MIC2550 with a non-multiplexed data bus, resistors can be used for low cost isolation as shown in Figure 11.





Figure 11. MIC2550 Interface to Non-Multiplexed Data Bus


PCB Layout Recommendations

Although the USB standard and applications are not based in an impedance controlled environment, a properly designed PCB layout is recommended for optimal transceiver performance. The suggested PCB layout hints are as follows:

- Match signal line traces (VP/VM, D+, D-) to 40ps, approximately ¹/₃ inch if possible. FR-4 PCB material propagation is about 150ps/inch, so to minimize skew try to keep VP/VM, D+/Dtraces as short as possible.
- For every signal line trace width (w), separate the signal lines by 1.5–2 widths. Place all other traces at >2 widths from all signal line traces.
- Maintain the same number of vias on each differential trace, keeping traces approximately at same separation distance along the line.
- Control signal line impedances to ±10%.
- Keep R_S as close to the IC as possible, with equal distance between R_S and the IC for both D+ and D-.

Package Information






16-Pin MLF™ (ML)

Rev. 02

M9999-031805 10 March 2005



16-Pin MLF™ (ML)

MICREL INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL + 1 (408) 944-0800 FAX + 1 (408) 474-1000 WEB http://www.micrel.com

This information furnished by Micrel in this data sheet is believed to be accurate and reliable. However no responsibility is assumed by Micrel for its use.

Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2004 Micrel, Incorporated.