













TPS386596

SLVSA75A - JULY 2010-REVISED AUGUST 2015

# **TPS386596 Quad Reset Supervisor With Manual Reset Input**

#### **Features**

- Four Channel Voltage Detector
- Threshold Accuracy: 0.25% (typ)
- Fixed 50-ms RESET Delay Time
- Active-Low Manual Reset Input
- Very Low Quiescent Current: 7 µA (Typical)
- SVS-1: Fixed Threshold for Monitoring 3.3 V
- SVS-2/3/4: Adjustable Threshold Down to 0.4 V
- Open-Drain RESET Output
- Space-Saving, 8-pin MSOP Package

# **Applications**

- Notebook/Desktop Computers
- Industrial Equipment
- Telecom, Networking Infrastructure
- Server, Storage Equipment
- **DSP** and Microcontroller Applications
- FPGA/ASIC Applications

#### 3 Description

The TPS386596 device monitors four power rails and asserts the RESET signal when any of the SENSE inputs drop below the respective thresholds. SVS-1 can be used to monitor a 3.3-V nominal power supply with no external components required. SVS-2, SVS-3, and SVS-4 are adjustable using external resistors and can be used to monitor any power-supply voltage higher than 0.4 V. All SENSE inputs have a threshold accuracy of 0.25% (typical). The TPS386596L33 also has an active-low manual reset (MR) that can assert the RESET signal as desired by the application. The open-drain, active-low RESET output deasserts after a fixed 50-ms delay.


The TPS386596 has a low quiescent current of 7 µA (typical) and is available in a space-saving, 8-pin MSOP package.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS386596	VSSOP (8)	5.00 mm × 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **TPS386596 Typical Application Circuit**





# **Table of Contents**

1	Features 1		8.2 Functional Block Diagram	10
2	Applications 1		8.3 Feature Description	11
3	Description 1		8.4 Device Functional Modes	11
4	Revision History2	9	Application and Implementation	12
5	Pin Configuration and Functions3		9.1 Application Information	12
6	Specifications4		9.2 Typical Application	12
U	6.1 Absolute Maximum Ratings	10	Power Supply Recommendations	15
	6.2 ESD Ratings	11	Layout	15
	6.3 Recommended Operating Conditions		11.1 Layout Guidelines	15
	6.4 Thermal Information		11.2 Layout Example	15
	6.5 Electrical Characteristics	12	Device and Documentation Support	16
	6.6 Timing Requirements		12.1 Device Support	16
	6.7 Switching Characteristics		12.2 Community Resources	16
	6.8 Typical Characteristics		12.3 Trademarks	16
7	Parameter Measurement Information 9		12.4 Electrostatic Discharge Caution	16
8	Detailed Description 10		12.5 Glossary	16
•	8.1 Overview	13	Mechanical, Packaging, and Orderable Information	16


# 4 Revision History

Cł	nanges from Original (July 2010) to Revision A	Page
•	Changed references to TPS386596L33 to TPS386596 throughout document	1
•	Changed Pin Configuration and Functions section; updated table format and pin drawing	3
•	Changed "free-air temperature" to "junction temperature" in Absolute Maximum Ratings condition statement	4
•	Changed Absolute Maximum Ratings table; moved ESD ratings to separate table	4
•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	
•	Changed Thermal Information table; updated thermal resistance values	4
•	Changed <i>Electrical Characteristics</i> table; moved timing and switching parameters (t <sub>W</sub> , t <sub>D</sub> ) to separate tables	<del>5</del>
•	Changed input voltage range notation from $V_{VCC}$ to $V_{DD}$ throughout <i>Electrical Characteristics</i> table	<del>5</del>
•	Changed supply current notation from $I_{VCC}$ to $I_{DD}$ in <i>Electrical Characteristics</i> table	<del>5</del>
•	Changed VCC notation in Functional Block Diagram to VDD	10
•	Deleted Immunity to SENSE Pin Voltage Transients section; rewrote content and added to Voltage Monitoring section	1 <sup>1</sup>
•	Changed Sense Inputs section title to Undervoltage Detection	12
•	Changed title and graphic for Figure 14	12

Submit Documentation Feedback



# 5 Pin Configuration and Functions



#### **Pin Functions**

T III T UNCTIONS						
PIN I/O			DESCRIPTION			
NAME	NO.	1/0		DESCRIPTION		
GND	5	_	Ground			
MR	7	1	Manual reset input with pin asserts RESET.	internal 100-kΩ pullup to VDD and 50-ns deglitch. Logic low level of this		
RESET	6	0	impedance state. When	RESET is an open-drain <u>output</u> pin. When RESET is asserted, this pin remains in a low-mpedance state. When RESET is deasserted, this pin goes to a high-impedance state after in me. A pullup resistor to VDD or another voltage source is required.		
SENSE1	4	1	Monitor voltage input for Supply 1	When the voltage at this terminal drops the threshold voltage (VIT1= 2.9 V), RESET is asserted.		
SENSE2	3	1	Monitor voltage input for Supply 2	When the voltage at this terminal drops the threshold voltage (VIT2= 0.4 V), RESET is asserted.		
SENSE3	2	1	Monitor voltage input for Supply 3			
SENSE4	1	1	Monitor voltage input When the voltage at this terminal drops the threshold voltage (VIT4= 0.4 V), RESET is asserted.			
VDD	8	I	Supply voltage. Connec	ting a 0.1-μF ceramic capacitor close to this pin is recommended.		



# 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating junction temperature range (unless otherwise noted). (1) (2)

		MIN	MAX	UNIT
Malkana	Input, V <sub>DD</sub>	-0.3	7	V
Voltage	V MR, VSENSE1, VSENSE2, VSENSE3, VSENSE4, V RESET	-0.3	7	V
Current	RESET pin		5	mA
Power dissipation	Continuous total	See Thermal	See Thermal Information	
	Operating virtual junction, T <sub>J</sub>	-40	150	
Temperature	Operating ambient, T <sub>A</sub>	-40	125	°C
	Storage, T <sub>stg</sub>	-65	150	

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2) As a result of the low dissipated power in this device, it is assumed that  $T_J = T_A$ .

#### 6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
$V_{(ESD)}$	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# 6.3 Recommended Operating Conditions

Over operating junction temperature range (unless otherwise noted).

	MIN	NOM	MAX	UNIT
$V_{DD}$	1.8		6.5	V
V <sub>SENSE</sub> (1)	0		$V_{DD}$	V
$V_{MR}$	0		$V_{DD}$	V
V RESET	0		6.5	V
R <sub>PULL-UP</sub>	6.5	100	10,000	kΩ
T <sub>J</sub>	-40	25	125	°C

<sup>(1)</sup> All sense inputs.

#### 6.4 Thermal Information

		TPS386596	
	THERMAL METRIC <sup>(1)</sup>	DGK (VSSOP)	UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	174	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	45.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	94	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	1.9	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	92.7	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 6.5 Electrical Characteristics

Over the operating temperature range of  $T_J = -40^{\circ}C$  to 125°C. 1.8 V <  $V_{DD}$  < 6.5 V, R  $_{\overline{RESET}} = 100 \text{ k}\Omega$  to  $V_{DD}$ , C  $_{\overline{RESET}} = 50 \text{ pF}$  to GND, unless otherwise noted. Typical values are at  $T_J = 25^{\circ}C$ .

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>DD</sub>	Input supply		1.8		6.5	V
	Cumply august (august into VDD nin)	V <sub>CC</sub> = 3.3 V, RESET not asserted		7	19	μΑ
I <sub>DD</sub>	Supply current (current into VDD pin)	V <sub>CC</sub> = 6.5 V, RESET not asserted		7.5	22	μΑ
	Power-on reset voltage (1) (2)	$V_{OL(max)} = 0.2 \text{ V}, \text{ I } \overline{RESET} = 15  \mu\text{A}$			0.9	V
V	Negative-going input threshold	SENSE1	2.87	2.90	2.93	V
$V_{ITn}$	accuracy	SENSE2, SENSE3, SENSE4	396	400	404	mV
M	I bustonesis (nositive esises) en V	SENSE1		25	72	mV
$V_{HYS}$	Hysteresis (positive-going) on V <sub>ITn</sub>	SENSE2, SENSE3, SENSE4		3.5	10	mV
I <sub>SENSE1</sub>	Input current at SENSE1	VSENSE1 = 3.3 V	2.2	2.75	3.3	μΑ
I <sub>SENSEn</sub>	Input current at SENSEn pin, n = 2, 3, 4	VSENSEn = 0.42 V	-25		25	nA
t <sub>d</sub>	RESETdelay time		30	50	70	ms
V <sub>IL</sub>	MR logic low input		0		$0.3V_{DD}$	V
V <sub>IH</sub>	MR logic high input		0.7V <sub>DD</sub>			V
$R_{MR\_Pullup}$	Internal pullup resistor on $\overline{MR}$ pin to $V_{DD}$			100		kΩ
		I <sub>OL</sub> = 1 mA			0.4	
$V_{OL}$	Low-level RESET output voltage	SENSEn = 0 V, 1.3 V < V <sub>DD</sub> < 1.8 V, I <sub>OL</sub> = 0.4 mA <sup>(1)</sup>			0.3	V
I <sub>LKG</sub>	RESET leakage current	V RESET = 6.5 V, RESET not asserted	-300		300	nA
C <sub>IN</sub>	Input pin capacitance			5		pF

These specifications are out of recommended  $V_{DD}$  range and only define  $\overline{RESET}$  output performance during  $V_{DD}$  ramp up. The lowest supply voltage  $(V_{DD})$  at which  $\overline{RESET}$  becomes active.  $t_{RISE(VDD)} \ge 15 \ \mu s/V$ .



#### 6.6 Timing Requirements

Over the operating temperature range of  $T_J = -40^{\circ}C$  to 125°C. 1.8 V <  $V_{DD}$  < 6.5 V, R  $_{\overline{RESET}} = 100$  k $\Omega$  to  $V_{DD}$ , C  $_{\overline{RESET}} = 50$  pF to GND, unless otherwise noted. Typical values are at  $T_J = 25^{\circ}C$ .

			MIN	NOM	MAX	UNIT
	Input pulse width to	SENSEm: 1.05 V <sub>IT</sub> ≥ 0.95 V <sub>IT</sub>		4		μs
ιW	SENSEn and MR pins	$\overline{MR}$ : 0.7 $V_{DD} \ge 0.3 V_{DD}$		50		ns

#### 6.7 Switching Characteristics

Over the operating temperature range of  $T_J = -40^{\circ}\text{C}$  to 125°C. 1.8 V <  $V_{DD}$  < 6.5 V, R  $_{\overline{RESET}} = 100 \text{ k}\Omega$  to  $V_{DD}$ , C  $_{\overline{RESET}} = 50 \text{ pF}$  to GND, unless otherwise noted. Typical values are at  $T_J = 25^{\circ}\text{C}$ .

		MIN	TYP	MAX	UNIT
$t_D$	RESET delay time	30	50	70	ms





Figure 1. Timing Diagram



# 6.8 Typical Characteristics

At  $T_A = 25$ °C, and  $V_{DD} = 3.3$  V, unless otherwise noted.




Copyright © 2010–2015, Texas Instruments Incorporated

Submit Documentation Feedback

# TEXAS INSTRUMENTS

#### **Typical Characteristics (continued)**

At  $T_A = 25$ °C, and  $V_{DD} = 3.3$  V, unless otherwise noted.




Submit Documentation Feedback

Copyright © 2010–2015, Texas Instruments Incorporated



#### 7 Parameter Measurement Information



$$X_1 = (Z_1/0.4) * 100(\%)$$
  
 $X_2 = (Z_2/0.4) * 100(\%)$ 

 $X_1 = X_2$  are overdrive (%) values calculated from actual SENSE<sub>2, 3, 4</sub> voltage amplitudes measured as  $Z_1$  and  $Z_2$ .

 $\underline{Y_{N}}$  is the minimum pulse width that gives RESET transition. Greater  $Z_{N}$  produces shorter  $Y_{N}.$ 

Figure 13. Overdrive Measurement Method: Measurement Technique for Immunity to SENSE Pin Voltage Transient




# 8 Detailed Description

#### 8.1 Overview

The TPS386596L33 multi-channel reset supervisor provides a complete single reset function for a four power supply system. The design of the SVS is based on the TPS386000 quad supervisor device series. The TPS386596 is designed to assert the RESET signal following the logic in Table 1. The RESET output remains asserted for a 50-ms delay time ( $t_d$ ) after the event of reset release. The SENSE1 input has a fixed voltage threshold designed to monitor a 3.3-V nominal supply. The trip point,  $V_{IT1}$ , for SENSE1 is 2.90 V (typical). Each of the remaining SENSEn inputs (n = 2, 3, 4) can be set to any voltage threshold greater than 0.4 V using an external resistor divider. An active-low manual reset ( $\overline{MR}$ ) input is also provided for asserting the RESET signal as desired by the system, regardless of the voltage on any of the SENSE pins.

#### 8.2 Functional Block Diagram



Submit Documentation Feedback



#### 8.3 Feature Description

#### 8.3.1 Voltage Monitoring

Each SENSEn (n = 2, 3, 4) pin can be set to monitor any voltage threshold greater than 0.4 V using an external resistor divider. The SENSE1 pin is designed to monitor a 3.3-V supply with a 2.9-V threshold. A broad range of voltage thresholds can be supported, allowing these devices to be used in a wide array of applications.

The TPS386596 is relatively immune to short negative transients on the SENSEn pin. Sensitivity to transients depends on threshold overdrive, as shown in the typical performance graph *TPS386596 SENSEn Minimum Pulse Width vs SENSEn Threshold Overdrive Voltage* (Figure 4).

#### 8.3.2 Manual Reset

The manual reset  $\overline{\text{MR}}$  input allows external logic signal from processors, other logic circuits, and/or discrete sensors to initiate a reset. The typical application of a  $\overline{\text{TPS386596}}$  has its  $\overline{\text{RESET}}$  output connected to processor. A logic low at  $\overline{\text{MR}}$  causes  $\overline{\text{RESET}}$  to assert. After  $\overline{\text{MR}}$  returns to a logic high and SENSEn are above the respective voltage thresholds,  $\overline{\text{RESET}}$  is released after a fixed 50-ms reset delay time. An internal 100-k $\Omega$  pullup to VDD is integrated on the  $\overline{\text{MR}}$  input. There is also an internal 50-ns (typical) deglitch circuit.

#### 8.3.3 Reset Output

In a typical application of the TPS386596, the RESET output is connected to the reset input of a processor (DSP, MCU, CPU, FPGA, ASIC, and so forth) or connected to the enable input of voltage regulators (DC-DC, LDO, and so forth).

The TPS386596 provides an open-drain reset output. Pullup resistors must be used to hold this line high when RESET is not asserted. By connecting a pullup resistor to the proper voltage rail (up to 6.5 V), the RESET output can be connected to other devices at the proper interface voltage level. The pullup resistor should be no smaller than 10 k $\Omega$  due to the finite impedance of the output transistor.

The  $\overline{RESET}$  output is defined for  $V_{DD} > 0.9 \text{ V}$ . To ensure that the target processor is properly reset, the  $V_{DD}$  supply input should be fed by the power rail and be available as early as possible in the application.

Table 1 shows a truth table of how the RESET output is asserted or released. Figure 1 provides a timing diagram that shows how RESET is asserted and deasserted in relation to MR and the SENSEn inputs. Once the conditions are met, the transitions from the asserted state to the release state are performed after a fixed 50-ms delay time.

#### 8.4 Device Functional Modes

Table 1 shows the device functional modes.

Table 1. RESET Truth Table

CON	DITION	OUTPUT	
$\overline{MR} = L$	SENSEn < VITn	RESET = L	Reset asserted
$\overline{MR} = L$	SENSEn > VITn	RESET = L	Reset asserted
MR = H	SENSE1 < VIT1 OR SENSE2 < VIT2 OR SENSE3 < VIT3 OR SENSE4 < VIT4	RESET = L	Reset asserted
MR = H	SENSE1 > VIT1 AND SENSE2 > VIT2 AND SENSE3 > VIT3 AND SENSE4 > VIT4	RESET = H	Reset released



# 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

#### 9.1.1 Undervoltage Detection

The SENSEn inputs provide terminals at which the system voltages can be monitored. If the voltage at any one of the SENSEn pins drops the respective  $V_{ITn}$ , then the RESET output is asserted. The comparators have a built-in hysteresis to ensure smooth RESET transitions.

It is good analog design practice to use a 1-nF to 10-nF bypass capacitor at the SENSEn input to ground, to reduce sensitivity to transients, layout parasitics, and interference between power rails monitored by this device.

A typical connection of resistor dividers is show in Figure 14. SENSE1 is used to monitor a 3.3-V nominal power-supply voltage with a trip point equal to 2.90~V, and the remaining SENSEn (n = 2, 3, 4) inputs can be used to monitor voltage rails down to 0.4~V. Threshold voltages can be calculated using the following equations.

$$V_{MON(2)} = (1 + RS2H/RS2L) \times 0.4 \text{ (V)}$$
(1)

$$V_{MON(3)} = (1 + RS3H/RS3L) \times 0.4 (V)$$
 (2)

$$V_{MON(4)} = (1 + RS4H/RS4L) \times 0.4 \text{ (V)}$$
(3)

#### 9.2 Typical Application

Figure 14 shows a typical application for the TPS386956.




Figure 14. Typical Application Circuit



## **Typical Application (continued)**

#### 9.2.1 Design Requirements

This design is intended to monitor the voltage rails for an FPGA. Table 2 summarizes the design requirements.

**Table 2. Design Requirements** 

PARAMETER	DESIGN REQUIREMENT
$V_{DD}$	5 V
V <sub>MON(1)</sub>	3.3 V -10%
V <sub>MON(2)</sub>	1.5 V -5%
V <sub>MON(3)</sub>	1.2 V -5%
V <sub>MON(4)</sub>	1 V -5%

#### 9.2.2 Detailed Design Procedure

Select the pullup resistors to be 100 k $\Omega$  to ensure that  $V_{OL} \le 0.4 \text{ V}$ .


Select RSnL =  $10 \text{ k}\Omega$  for all channels to ensure DC accuracy.

Use Equation 1 through Equation 3 to determine the values of RSnH and RS4M. Using standard 1% resistors, Table 3 shows the results:

Table 3. Design Results

RESISTOR	VALUE (kΩ)
RS1H	32.4
RS2H	25.5
RS3H	18.7
RS4H	14.3
RS4M	1

#### 9.2.3 Application Curves







Figure 16. SENSEn Minimum Pulse Width vs SENSEn
Threshold Overdrive Voltage

Copyright © 2010–2015, Texas Instruments Incorporated

Submit Documentation Feedback







# 10 Power Supply Recommendations

The TPS386596 can operate from a 1.8-V to a 6.5-V input supply. A  $0.1-\mu F$  capacitor placed next to the VDD pin to the GND node is highly recommended. This power supply should not be less than 1.8 V in normal operation to ensure that the internal UVLO circuit does not assert reset.

## 11 Layout

#### 11.1 Layout Guidelines

Follow these guidelines to lay out the printed-circuit-board (PCB) that is used for the TPS386596.

- Avoid long traces from the SENSE pin to the resistor divider. Instead, run the long traces from the RSnH to  $V_{\text{MON(n)}}$ .
- Place the V<sub>DD</sub> decoupling capacitor (C<sub>VDD</sub>) close to the device.
- Avoid using long traces for the V<sub>DD</sub> supply node. The V<sub>DD</sub> capacitor (C<sub>VDD</sub>), along with parasitic inductance
  from the supply to the capacitor, can form an LC tank and create ringing with peak voltages above the
  maximum V<sub>DD</sub> voltage.

#### 11.2 Layout Example




Figure 20. Example Layout (DGK Package)



# 12 Device and Documentation Support

#### 12.1 Device Support

#### 12.1.1 Development Support

#### 12.1.1.1 Spice Models

Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of analog circuits and systems. A SPICE model for the TPS386596 is available through the device product folders under *Simulation Models*.

#### 12.1.2 Device Nomenclature

Table 4. Device Nomenclature (1)

PRODUCT	DESCRIPTION					
TPS386596xxx <i>yyy</i> z	xxx is device voltage option (for example, L33 = 3.3 V option) yyy is package designator z is package quantity					

<sup>(1)</sup> For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

#### 12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

#### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS386596L33DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PMXQ	Samples
TPS386596L33DGKT	ACTIVE	VSSOP	DGK	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PMXQ	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






10-Dec-2020

# PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2021

## TAPE AND REEL INFORMATION





		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
K	(0	Dimension designed to accommodate the component thickness
	Ν	Overall width of the carrier tape
Г	21	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS386596L33DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
TPS386596L33DGKT	VSSOP	DGK	8	250	180.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Jan-2021



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS386596L33DGKR	VSSOP	DGK	8	2500	367.0	367.0	38.0
TPS386596L33DGKT	VSSOP	DGK	8	250	213.0	191.0	35.0

# DGK (S-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



# DGK (S-PDSO-G8)

# PLASTIC SMALL OUTLINE PACKAGE



#### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated