

SDRAM Unbuffered DIMM (UDIMM)

MT4LSDT464A – 32MB

MT4LSDT864A(I) – 64MB

MT4LSDT1664A(I) – 128MB

For component data sheets, refer to Micron's Web site: www.micron.com

Features

- 168-pin, dual in-line memory module (DIMM)
- PC100- and PC133-compliant
- Unbuffered
- 3[2](#page-0-2)MB (4 Meg x 64)², 64MB (8 Meg x 64), 128MB (16 Meg x 64)
- Single +3.3V power supply
- Fully synchronous; all signals registered on positive edge of system clock
- Internal pipelined operation; column address can be changed every clock cycle
- Internal SDRAM banks for hiding row access/ precharge
- Programmable burst lengths: 1, 2, 4, 8, or full page
- Auto precharge, includes CONCURRENT AUTO PRECHARGE and auto refresh modes
- Self refresh mode: 64ms, 4,096-cycle refresh for 32MB and 64MB; 64ms, 8,192-cycle refresh for 128MB
- LVTTL-compatible inputs and outputs
- Serial presence-detect (SPD)
- Gold edge contacts

Figure 1: 168-Pin DIMM (MO-161)

Standard 25.4mm (1.0in)

 \circ \circ

Options Marking

Notes: 1. Contact Micron for product availability.

- 2. Not recommended for new designs.
- 3. Industrial temperature option available in -133 MHz only.

Table 1: Key Timing Parameters

CL = CAS (READ) latency

PDF: 09005aef8078bc7c/Source: 09005aef8078bcd3 Micron Technology, Inc., reserves the right to change products or specifications without notice.
SD4C4_8_16X64AG.fm - Rev. D 1/07 EN exerved.

Table 2: Addressing

Table 3: Part Numbers and Timing Parameters

Notes: 1. Contact Micron for product availability.

2. Not recommended for new designs.

3. The designators for component and PCB revision are the last two characters of each part number. Consult factory for current revision codes. Example: MT4LSDT464AG-133G1

Pin Assignments and Descriptions

Table 4: Pin Assignments

Notes: 1. Pin 126 is NC for 32MB and 64MB modules, or A12 for the 128MB module.

32MB, 64MB, 128MB (x64, SR) 168-Pin SDRAM UDIMM Pin Assignments and Descriptions

Table 5: Pin Descriptions

Pins may not correlate with symbols; refer to [Table 4 on page 3](#page-2-1) for more information

Table 5: Pin Descriptions (Continued)

Pins may not correlate with symbols; refer to Table 4 on page 3 for more information

Functional Block Diagram

Figure 3: Functional Block Diagram

Notes: 1. All resistor values are 10Ω unless otherwise specified.

- 2. Per industry standard, Micron modules use various component speed grades as referenced in the module part numbering guide found on Micron's Web site: [www.micron.com/support.](http://www.micron.com/support/index)
- 3. Standard modules use the following SDRAM devices: MT48LC4M16A2TG(IT) (32MB); MT48LC8M16A2TG(IT) (64MB); MT48LC16M16A2TG(IT) (128MB).
- 4. Pb-free modules use the following SDRAM devices: MT48LC4M16A2P(IT) (32MB); MT48LC8M16A2P(IT) (64MB); MT48LC16M16A2P(IT) (128MB).

General Description

The Micron MT4LSDT464A, MT4LSDT864A(I), and MT4LSDT1664A(I) are high-speed CMOS, dynamic random access, 32MB, 64MB, and 128MB memory modules organized in a x64 configuration. These modules use SDRAM devices which are internally configured as quad-bank DRAMs with a synchronous interface (all signals are registered on the positive edge of the clock signals CK).

Read and write accesses to the SDRAM module are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the device bank and row to be accessed (BA0, BA1 select the device bank, A0–A11 for 32MB and 64MB; A0–A12 for 128MB select the device row). The address bits registered coincident with the READ or WRITE command (A0–A7 for 32MB; A0–A8 for 64MB and 128MB) are used to select the starting device column location for the burst access.

These modules provide for programmable READ or WRITE burst lengths of 1, 2, 4, or 8 locations, or the full page with a burst terminate option. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst sequence. These modules use an internal pipelined architecture to achieve highspeed operation. This architecture is compatible with the 2*n* rule of prefetch architectures, but it also allows the column address to be changed on every clock cycle to achieve a high-speed, fully random access. Precharging one device bank while accessing one of the other three device banks will hide the PRECHARGE cycles and provide seamless, high-speed, random access operation.

These modules are designed to operate in 3.3V, low-power memory systems. An auto refresh mode is provided, along with a power-saving, power-down mode. All inputs, outputs, and clocks are LVTTL-compatible.

SDRAM modules offer substantial advances in DRAM operating performance, including the ability to synchronously burst data at a high data rate with automatic columnaddress generation, the ability to interleave between internal banks in order to hide precharge time, and the capability to randomly change column addresses on each clock cycle during a burst access. For more information regarding SDRAM operation, refer to the 64Mb, 128Mb, or 256Mb SDRAM component data sheets.

Serial Presence-Detect Operation

These modules incorporate serial presence-detect (SPD). The SPD function is implemented using a 2,048-bit EEPROM. This nonvolatile storage device contains 256 bytes. The first 128 bytes can be programmed by Micron to identify the module type and various SDRAM organizations and timing parameters. The remaining 128 bytes of storage are available for use by the customer. System READ/WRITE operations between the master (system logic) and the slave EEPROM device (DIMM) occur via a standard IIC bus using the DIMM's SCL (clock) and SDA (data) signals. Write protect (WP) is tied to ground on the module, permanently disabling hardware write protect.

Initialization

SDRAMs must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in undefined operation. Once power is applied to VDD and VDDQ (simultaneously) and the clock is stable (stable clock is

defined as a signal cycling within timing constraints specified for the clock pin), the SDRAM requires a 100µs delay prior to issuing any command other than a COMMAND INHIBIT or NOP. Starting at some point during this 100µs period and continuing at least through the end of this period, COMMAND INHIBIT or NOP commands should be applied.

Once the 100µs delay has been satisfied with at least one COMMAND INHIBIT or NOP command having been applied, a PRECHARGE command should be applied. All device banks must then be precharged, thereby placing the device in the all banks idle state.

Once in the idle state, two AUTO REFRESH cycles must be performed. After the AUTO REFRESH cycles are complete, the SDRAM is ready for mode register programming. Because the mode register will power up in an unknown state, it should be loaded prior to applying any operational command.

Mode Register Definition

The mode register is used to define the specific mode of operation of the SDRAM. This definition includes the selection of a burst length, a burst type, a CAS latency, an operating mode, and a write burst mode, as shown in [Figure 4 on page 10](#page-9-0). The mode register is programmed via the LOAD MODE REGISTER command and will retain the stored information until it is programmed again or the device loses power.

Mode register bits M0–M2 specify the burst length, M3 specifies the type of burst (sequential or interleaved), M4–M6 specify the CAS latency, M7 and M8 specify the operating mode, M9 specifies the write burst mode, and M10 and M11 are reserved for future use. For the 128MB module, address A12 (M12) is undefined but should be driven LOW during loading of the mode register.

The mode register must be loaded when all device banks are idle, and the controller must wait the specified time before initiating the subsequent operation. Violating either of these requirements will result in unspecified operation.

Burst Length (BL)

Read and write accesses to the SDRAM are burst oriented, with the burst length being programmable, as shown in [Figure 4 on page 10](#page-9-0). The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command. Burst lengths of 1, 2, 4, or 8 locations are available for both the sequential and the interleaved burst types, and a full-page burst is available for the sequential type. The full-page burst is used in conjunction with the BURST TERMINATE command to generate arbitrary burst lengths.

Reserved states should not be used, as unknown operation or incompatibility with future versions may result.

When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst will wrap within the block if a boundary is reached, as shown in [Table 6 on page 11.](#page-10-0) The block is uniquely selected by A1–A*i* when BL = 2, A2–A*i* when BL = 4, and A3–A*i* when BL = 8. See note [8](#page-10-1) of [Table 6 on page 11](#page-10-0) for A*i* values. The remaining (least significant) address bit(s) is (are) used to select the starting location within the block. Full-page bursts wrap within the page if the boundary is reached, as shown in [Table 6 on page 11.](#page-10-0)

Burst Type

Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type and is selected via bit M3.

The ordering of accesses within a burst is determined by the burst length, the burst type, and the starting column address, as shown in [Table 6 on page 11](#page-10-0).

Figure 4: Mode Register Definition Diagram

Notes: 1. M11 and M10 should be programmed = "0, 0" to ensure compatibility with future devices. 2. M12, M11, and M10 should be programmed = "0, 0, 0" to ensure compatibility with future devices.

Notes: 1. For full-page accesses: *y* = 256 (32MB); *y* = 512 (64MB/128MB).

- 2. For BL = 2, A1–A*i* select the block-of-two burst; A0 selects the starting column within the block.
- 3. For BL = 4, A2–A*i* select the block-of-four burst; A0–A1 select the starting column within the block.
- 4. For BL = 8, A3–A*i* select the block-of-eight burst; A0–A2 select the starting column within the block.
- 5. For a full-page burst, the full row is selected and A0–A*i* select the starting column.
- 6. Whenever a boundary of the block is reached within a given sequence above, the following access wraps within the block.
- 7. For BL = 1, A0–A*i* select the unique column to be accessed, and mode register bit M3 is ignored.
- 8. *i* = 7 for 32MB; *i =* 8 for 64MB and 128MB.

Figure 5: CAS Latency Diagram

CAS Latency (CL)

CL is the delay, in clock cycles, between the registration of a READ command and the availability of the first piece of output data. The latency can be set to two or three clocks.

If a READ command is registered at clock edge *n*, and the latency is *m* clocks, the data will be available by clock edge *n + m*. The DQ will start driving as a result of the clock edge one cycle earlier $(n + m - 1)$, and provided that the relevant access times are met, the data will be valid by clock edge *n + m*. For example, assuming that the clock cycle time is such that all relevant access times are met, if a READ command is registered at T0 and the latency is programmed to two clocks, the DQs will start driving after T1 and the data will be valid by T2, as shown in [Figure 5.](#page-11-0) [Table 7 on page 13](#page-12-0) indicates the operating frequencies at which each CL setting can be used.

Reserved states should not be used because unknown operation or incompatibility with future versions may result.

Operating Mode

The normal operating mode is selected by setting M7 and M8 to zero; the other combinations of values for M7 and M8 are reserved for future use and/or test modes. The programmed burst length applies to both READ and WRITE bursts.

Test modes and reserved states should not be used because unknown operation or incompatibility with future versions may result.

Write Burst Mode

When M9 = 0, the BL programmed via M0–M2 applies to both READ and WRITE bursts; when $M9 = 1$, the programmed BL applies to READ bursts, but write accesses are singlelocation (nonburst) accesses.

Table 7: CAS Latency Table

Commands

This truth table provides a general reference of available commands. For a more detailed description of commands and operations, refer to the 64Mb, 128Mb, or 256Mb SDRAM component data sheet.

Table 8: Truth Table – Commands and DQMB Operation

Notes appear below; CKE is HIGH for all commands shown except SELF REFRESH

Notes: 1. A0–A11 define the op-code written to the mode register, and for the 128MB module, A12 should be driven LOW.

- 2. A0–A11 (32MB and 64MB) or A0–A12 (128MB) provide device row address, and BA0, BA1 determine which device bank is made active.
- 3. A0–A7 (32MB) or A0–A8 (64MB and 128MB) provide device column address; A10 HIGH enables the auto precharge feature (nonpersistent) while A10 LOW disables the auto precharge feature; BA0, BA1 determine which device bank is being read from or written to.
- 4. A10 LOW: BA0, BA1 determine the device bank being precharged. A10 HIGH: All device banks precharged and BA0, BA1 are "Don't Care."
- 5. This command is AUTO REFRESH if CKE is HIGH, SELF REFRESH if CKE is LOW.
- 6. Internal refresh counter controls device row addressing; all inputs and I/Os are "Don't Care" except for CKE.
- 7. Activates or deactivates the DQ during WRITEs (zero-clock delay) and READs (two-clock delay).

Electrical Specifications

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Absolute Maximum Ratings

Table 9: Absolute Maximum Ratings

Capacitance

Table 10: Capacitance

Notes [1](#page-19-0), [2](#page-19-1); notes appear on [page 20](#page-19-1)

Timing and Operating Conditions

Table 11: AC Functional Characteristics

Notes: [5,](#page-19-2) [6,](#page-19-3) [8,](#page-19-4) [9,](#page-19-5) [11,](#page-19-6) [31;](#page-20-0) notes appear on [page 20](#page-19-1)

Table 11: AC Functional Characteristics (Continued)

Notes: 5, 6, 8, 9, 11, 31; notes appear on page 20

Table 12: Electrical Characteristics and Recommended AC Operating Conditions

Notes: [5,](#page-19-2) [6,](#page-19-3) [8,](#page-19-4) [9,](#page-19-5) [11,](#page-19-6) [31;](#page-20-0) notes appear on [page 20](#page-19-1); VDD, VDDQ = +3.3V ±0.3V

Table 13: DC Electrical Characteristics and Operating Conditions

Notes: [1,](#page-19-0) [5,](#page-19-2) [6;](#page-19-3) notes appear on [page 20](#page-19-1); VDD, VDDQ = $+3.3V \pm 0.3V$

IDD Specifications

Table 14: IDD Specifications and Conditions – 32MB

Notes: [1,](#page-19-0) [5,](#page-19-2) [6,](#page-19-3) [11,](#page-19-6) [13;](#page-19-16) notes appear on [page 20](#page-19-1); VDD, VDDQ = +3.3V \pm 0.3V; DRAM components only

Table 15: IDD Specifications and Conditions – 64MB

Notes: [1,](#page-19-0) [5,](#page-19-2) [6,](#page-19-3) [11,](#page-19-6) [13;](#page-19-16) notes appear on [page 20](#page-19-1); VDD, VDDQ = +3.3V \pm 0.3V; DRAM components only

Table 16: IDD Specifications and Conditions – 128MB

Notes: [1,](#page-19-0) [5,](#page-19-2) [6,](#page-19-3) [11,](#page-19-6) [13;](#page-19-16) notes appear on [page 20](#page-19-1); VDD, VDDQ = +3.3V ±0.3V; DRAM components only

Table 16: IDD Specifications and Conditions – 128MB (Continued)

Notes: 1, 5, 6, 11, 13; notes appear on page 20; VDD, VDDQ = +3.3V \pm 0.3V; DRAM components only

Notes

- 1. All voltages referenced to VSS.
- 2. This parameter is sampled. VDD, $VDDQ = +3.3V$; $f = 1$ MHz; $T_A = 25^{\circ}$ C; pin under test biased at 1.4V.
- 3. IDD is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
- 4. Enables on-chip refresh and address counters.
- 5. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is ensured ($0^{\circ}C \leq T_A \leq +70^{\circ}C$ for commercial, $-40^{\circ}C \leq T_A \leq +85^{\circ}C$ for industrial).
- 6. An initial pause of 100µs is required after power-up, followed by two AUTO REFRESH commands, before proper device operation is ensured. (VDD and VDDQ must be powered up simultaneously. VSS and VSSQ must be at same potential.) The two AUTO REFRESH command wake-ups should be repeated anytime the ^tREF refresh requirement is exceeded.
- 7. AC characteristics assume ${}^tT = 1$ ns.
- 8. In addition to meeting the transition rate specification, the clock and CKE must transit between VIH and VIL (or between VIL and VIH) in a monotonic manner.
- 9. Outputs measured at 1.5V with equivalent load:

$$
Q \xrightarrow{\qquad \qquad \qquad }\frac{1}{\bigcup_{\forall}}\,50pF
$$

- 10. ^tHZ defines the time at which the output achieves the open circuit condition; it is not a reference to VOH or VOL. The last valid data element will meet ^tOH before going High-Z.
- 11. AC timing and IDD tests have VIL = 0V and VIH = 3V, with timing referenced to 1.5V crossover point. If the input transition time is longer than 1ns, then the timing is referenced at VIL (MAX) and VIH (MIN) and no longer at the ISV crossover point.
- 12. Other input signals are allowed to transition no more than once every two clocks and are otherwise at valid VIH or VIL levels.
- 13. IDD specifications are tested after the device is properly initialized.
- 14. Timing actually specified by ^tCKS; clock(s) specified as a reference only at minimum cycle rate.
- 15. Timing actually specified by ^tWR plus ^tRP; clock(s) specified as a reference only at minimum cycle rate.
- 16. Timing actually specified by ^tWR.
- 17. Required clocks are specified by JEDEC functionality and are not dependent on any timing parameter.
- 18. The IDD current will increase or decrease proportionally according to the amount of frequency alteration for the test condition.
- 19. Address transitions average one transition every two clocks.
- 20. CLK must be toggled a minimum of two times during this period.
- 21. Based on ^tCK = 10ns for -10E; ^tCK = 7.5ns for -133 and -13E.
- 22. VIH overshoot: VIH (MAX) = VDDQ + 2V for a pulse width \leq 3ns, and the pulse width cannot be greater than one-third of the cycle rate. VIL undershoot: VIL $(MIN) = -2V$ for a pulse width ≤3ns.

- 23. The clock frequency must remain constant (stable clock is defined as a signal cycling within timing constraints specified for the clock pin) during access or precharge states (READ, WRITE, including ^tWR and PRECHARGE commands). CKE may be used to reduce the data rate.
- 24. Auto precharge mode only. The precharge timing budget $({}^{t}RP)$ begins 7ns for -13E; 7.5ns for -133; and 7ns for -10E after the first clock delay, after the last WRITE is executed. May not exceed limit set for precharge mode.
- 25. Precharge mode only.
- 26. JEDEC and PC100 specify three clocks.
- 27. ${}^{\text{t}}$ AC for -133/-13E at CL = 3 with no load is 4.6ns and is guaranteed by design.
- 28. Parameter guaranteed by design.
- 29. For -13E, CL = 2 and ^tCK = 7.5ns; for -133, CL = 3 and ^tCK = 7.5ns; for -10E, CL = 2 and ${}^{\text{t}}$ CK = 10ns.
- 30. CKE is HIGH during refresh command period ^tRFC (MIN), else CKE is LOW. The IDD6 limit is actually a nominal value and does not result in a fail value.
- 31. Refer to device data sheet for timing waveforms.
- 32. The value of ^tRAS used in -13E speed grade modules is calculated from ^tRC - ^tRP.
- 33. Leakage number reflects the worst-case leakage possible through the module pin, not what each memory device contributes.

Serial Presence-Detect

SPD Clock and Data Conventions

Data states on the SDA line can change only during SCL LOW. SDA state changes during SCL HIGH are reserved for indicating start and stop conditions, as indicated in [Figure 6](#page-21-0) [on page 22](#page-21-0) and [Figure 7 on page 23.](#page-22-0)

SPD Start Condition

All commands are preceded by the start condition, which is a HIGH-to-LOW transition of SDA when SCL is HIGH. The SPD device continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition has been met.

SPD Stop Condition

All communications are terminated by a stop condition, which is a LOW-to-HIGH transition of SDA when SCL is HIGH. The stop condition is also used to place the SPD device into standby power mode.

SPD Acknowledge

Acknowledge is a software convention used to indicate successful data transfers. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle, the receiver will pull the SDA line LOW to acknowledge that it received the eight bits of data, as indicated in [Figure 8 on page 23](#page-22-1).

The SPD device will always respond with an acknowledge after recognition of a start condition and its slave address. If both the device and a WRITE operation have been selected, the SPD device will respond with an acknowledge after the receipt of each subsequent eight-bit word. In the read mode, the SPD device will transmit eight bits of data, release the SDA line, and monitor the line for an acknowledge. If an acknowledge is detected and no stop condition is generated by the master, the slave will continue to transmit data. If an acknowledge is not detected, the slave will terminate further data transmissions and await the stop condition to return to standby power mode.

Figure 6: Data Validity

Figure 7: Definition of Start and Stop

Table 17: EEPROM Device Select Code

The most significant bit (b7) is sent first

Table 18: EEPROM Operating Modes

Table 19: Serial Presence-Detect EEPROM DC Operating Conditions

All voltages referenced to Vss; VDDSPD = +2.3V to +3.6V

Table 20: Serial Presence-Detect EEPROM AC Operating Conditions

Notes appear below; All voltages referenced to Vss; VDDSPD = +2.3V to +3.6V

Table 20: Serial Presence-Detect EEPROM AC Operating Conditions (Continued)

Notes appear below; All voltages referenced to Vss; VDDSPD = $+2.3V$ to $+3.6V$

- 2. This parameter is sampled.
- 3. For a restart condition, or following a WRITE cycle.
- 4. The SPD EEPROM WRITE cycle time (^tWRC) is the time from a valid stop condition of a write sequence to the end of the EEPROM internal erase/program cycle. During the WRITE cycle, the EEPROM bus interface circuit is disabled, SDA remains HIGH due to pull-up resistor, and the EEPROM does not respond to its slave address.

Table 21: Serial Presence-Detect Matrix

"1"/"0": Serial data, "driven to HIGH"/"driven to LOW."

Table 21: Serial Presence-Detect Matrix (Continued)

"1"/"0": Serial data, "driven to HIGH"/"driven to LOW."

Notes: 1. The value of ^tRAS used for the -13E part is calculated from ^tRC - ^tRP. Actual device specification value is 37ns.

Module Dimensions

Figure 10: 168-Pin DIMM

FRONT VIEW

- Notes: 1. All dimensions in millimeters (inches); MAX/MIN or typical (TYP) where noted.
	- 2. The dimensional diagram is for reference only. Refer to the JEDEC MO document for complete design dimensions.

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900 prodmktg@micron.com [www.micron.com Customer Comment Line: 800-932-4992](http://www.micron.com/) Micron, the M logo, and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the complete power supply and temperature range for production devices. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.