

# **AN3233 Application note**

### 12 V - 150 W resonant converter with synchronous rectification using L6563H, L6599A, and SRK2000A

**Claudio Spini**

### **Introduction**

This application note describes the characteristics and features of a 150 W SMPS demonstration board (EVL150W-ADP-SR), tailored to all-in-one computer power supply (PS) specifications.

The characteristics of this design are the very high efficiency and low consumption at light load which make it a viable solution for applications compliant with  $ENERGY STAR^{\circledR}$ eligibility criteria (EPA rev. 5.0 computer and EPA rev. 2.0 EPS). One of the key factors to achieving high efficiency at heavy load is the SRK2000A. This synchronous rectification (SR) driver for LLC resonant converters allows a significant decrease in secondary side losses.

Standby consumption is very low thanks to the sleep function embedded in the SRK2000A and the high voltage start-up circuit integrated in the L6563H. The possibility of driving the PFC burst mode via the L6599A PFC\_STOP pin dramatically boosts light load efficiency.

Additionally, a secondary sensing circuit, dedicated to driving the primary controller into burst mode, reduces deviation of light load efficiency against resonant circuit parameter spread, improving the repeatability of design in production volumes.

<span id="page-0-0"></span>

#### **Figure 1. EVL150W-ADP-SR: 150 W SMPS demonstration board**

## **Contents**





# **List of figures**





### <span id="page-3-0"></span>**1 Main characteristics and circuit description**

The main features of the SMPS are:

- Input mains range:  $90 \div 264$  Vac frequency  $45 \div 65$  Hz
- Output voltage: 12 V at 12.5 A continuous operation
- Mains harmonics: acc. to EN61000-3-2 Class-D or JEITA-MITI Class-D
- Standby mains consumption: < 0.2 W at 230 Vac
- Efficiency at nominal load: > 91 % at 115 Vac
- EMI: according to EN55022-Class-B
- Safety: according to EN60950
- Dimensions: 65 x 154 mm, 28 mm component maximum height
- PCB: double side, 70 um, FR-4, mixed PTH/SMT.

The circuit is composed of two stages: a front-end PFC using the L6563H and an LLC resonant converter based on the L6599A and the SRK2000A, controlling the SR MOSFETs on the secondary side. The SR driver and the rectifier MOSFETs are mounted on a daughterboard.

The L6563H is a current mode PFC controller operating in transition mode and implements a high voltage start-up source to power on the converter.

The L6599A integrates all the functions necessary to properly control the resonant converter with a 50 % fixed duty cycle and working with variable frequency.

The output rectification is managed by the SRK2000A, an SR driver dedicated to LLC resonant topology.

The PFC stage works as the pre-regulator and powers the resonant stage with a constant voltage of 400 V. The downstream converter operates only if the PFC is on and regulating. In this way, the resonant stage can be optimized for a narrow input voltage range.

The L6599A's LINE pin (pin 7) is dedicated to this function. It is used to prevent the resonant converter from working with an input voltage that is too low which can cause incorrect capacitive mode operation. If the bulk voltage (PFC output) is below 380 V, the resonant start-up is not allowed. The L6599A LINE pin internal comparator has a hysteresis allowing to set the turn-on and turn-off voltage independently. The turn-off threshold has been set to 300 V in order to avoid capacitive mode operation but allow the resonant stage to operate even in the case of mains sag and consequent PFC output dip.

The transformer uses the integrated magnetic approach, incorporating the resonant series inductance. Therefore, no external, additional coil is needed for the resonance. The transformer configuration chosen for the secondary winding is center-tap.

On the secondary side, the SRK2000A core function is to switch on each synchronous rectifier MOSFET whenever the corresponding transformer half-winding starts conducting (i.e. when the MOSFET body diode starts conducting) and then switching it off when the flowing current approaches zero. For this purpose, the IC is provided with two pins (DVS1 and DVS2) sensing the MOSFET drain voltage level.

One of the SRK2000Aís main characteristics is the ability to automatically detect light load operation and enter sleep mode, disabling MOSFET driving and decreasing its consumption. This function allows great power saving at light load with respect to benchmark SR solutions.



In order to decrease the output capacitors size, aluminium solid capacitors with very low ESR were preferred to standard electrolytic ones. Therefore, high frequency output voltage ripple is limited and output LC filter is not required. This choice allows a saving of output inductor power dissipation which can be significant in the case of high output current applications like this.

#### **Start-up sequence**

The PFC acts as master and the resonant stage can operate only if the PFC output is delivering the nominal output voltage. Therefore, the PFC starts first and then the downstream converter turns on. At the beginning, the L6563H is supplied by the integrated high voltage start-up circuit; as soon as the PFC starts switching, a charging pump connected to the PFC inductor supplies both PFC and resonant controllers and the HV internal current source is disabled. Once both stages have been activated, the controllers are supplied also by the auxiliary winding of the resonant transformer, assuring correct supply voltage even during standby operation.

As the L6563H integrated HV start-up circuit is turned off, and therefore is not dissipative during the normal operation, it gives a significant contribution to power consumption reduction when the power supply operates at light load, in accordance with worldwide standby standards currently required.

#### **Standby power saving**

The board has a burst mode function implemented which allows power saving during light load operation.

The L6599A's STBY pin (pin 5) senses the optocouplerís collector voltage (U3), which is related to the feedback control. This signal is compared to an internal reference (1.24 V). If the voltage on the pin is lower than the reference, the IC enters an idle state and its quiescent current is reduced. When the voltage exceeds the reference by 50 mV, the controller restarts the switching.

The burst mode operation load threshold can be programmed by properly choosing the resistor connecting the optocoupler to pin RFMIN (R34). Basically, R34 sets the switching frequency at which the controller enters burst mode.

As the power at which the converter enters burst mode operation heavily influences converter efficiency at light load, it must be properly set. Anyhow, despite this threshold being well set, if its tolerance is too wide, the light load efficiency of mass production converters has a considerable spread.

The main factors affecting the burst mode threshold tolerance are the control circuitry tolerances and, even more influential, the tolerances of resonant inductance and the resonant capacitor. Slight changes of resonance frequency can affect the switching frequency and, consequently, notably change the burst mode threshold.

Typical production spread of these parameters, which fits the requirements of many applications, are no longer acceptable if very low power consumption in standby must be guaranteed.

As reducing production tolerance of resonant components causes cost increases, a new cost-effective solution is required.

The key point of the proposed solution is to directly sense the output load to set the burst mode threshold. In this way the resonant elements parameters no longer affect this threshold. The implemented circuit block diagram is shown in *[Figure 2](#page-5-0)*.



<span id="page-5-0"></span>

**Figure 2. Burst mode circuit block diagram**

The output current is sensed by a resistor  $(R_{CS})$ ; the voltage drop across this resistor is amplified by TSC101, a dedicated high side current sense amplifier; its output is compared to a set reference by the TSM1014; if the output load is high, the signal fed into the CC- pin is above the reference voltage, CC\_OUT stays down and the optocoupler transistor pulls up the L6599Aís STBY pin to the RFMIN voltage (2 V), setting continuous switching operation (no burst mode); if load decreases, the voltage on CC- falls below the set threshold, CC\_OUT goes high opening the connection between RFMIN and STBY and so allowing burst mode operation by the L6599A.

 $R_{CS}$  is dimensioned considering two constraints. The first is the maximum power dissipation allowed, based on the efficiency goal. The second limitation is imposed by the necessity to feed a reasonable voltage signal into the TSM1014A inverting input. In fact, signals which are too small would affect system accuracy.

On this board, the maximum acceptable power dissipation has been set to:  $P<sub>loss.MAX</sub> = 500$  mW.  $R<sub>CS</sub>$  maximum value is calculated as follows:

#### **Equation 1**

$$
R_{CS,MAX} = \frac{P_{loss,MAX}}{I_{out,MAX}^2} = 3.2 m\Omega
$$

The burst mode threshold is set at 5 W corresponding to  $C_{BM}$  = 417 mA output current at 1 2 V.

Choosing  $V_{CC+,min}$  = 50 mV as the minimum reference of the TSM1014A, which allows a good signal-to-noise ratio, the  $R_{CS}$  minimum value is calculated as follows:

#### **Equation 2**

$$
R_{CS,min}=\frac{V_{CC^+,min}}{100\cdot C_{BM}}=1.2m\Omega
$$

The actual value of the mounted resistor is 2 m $\Omega$ , corresponding to P<sub>loss</sub> = 312 mW power losses at full load. The actual resistor value at burst mode threshold current provides an output voltage by TSC101 of 83 mV. The reference voltage of TSM1014  $V_{CG+}$  must be set at



this level. The resistor divider setting the TSM1014 threshold  $\mathsf{R}_\mathsf{H}$  and  $\mathsf{R}_\mathsf{L}$  should be in the range of kilo-ohms to minimize dissipation. By selecting R<sub>L</sub> = 22 kΩ, the right RH value is obtained as follows:

#### **Equation 3**

$$
R_H=\frac{R_L\big(1.25V-V_{BM}\big)}{V_{BM}}=309k\Omega
$$

The value of the mounted resistor is 330 kΩ.

 $R_{Hfs}$  sets a small de-bouncing hysteresis and is in the range of mega-ohms.  $R_{lim}$  is in the range of tens of kilo-ohms and limits the current flowing through the optocoupler's diode.

Both L6599A and L6563H implement their own burst mode function but, in order to improve the overall power supply efficiency, at light load the L6599A drives the L6563H via the PFC\_STOP pin and enables the PFC burst mode: as soon as the L6599A stops switching due to load drops, its PFC\_STOP pin pulls down the L6563Hís PFC\_OK pin disabling PFC switching. Thanks to this simple circuit, the PFC is forced into idle state when the resonant stage is not switching and rapidly wakes up when the downstream converter restarts switching.

#### **Fast voltage feedforward**

The voltage on the L6563H VFF pin (pin 5) is the peak value of the voltage on the MULT pin (pin 3). The RC network (R15 + R26, C12) connected to VFF completes a peak-holding circuit. This signal is necessary to derive information of the RMS input voltage to compensate the loop gain that is mains voltage dependent.

Generally speaking, if the time constant is too small, the voltage generated is affected by a considerable amount of ripple at twice the mains frequency causing distortion of the current reference (resulting in higher THD and lower PF). If the time constant is too large, there is a considerable delay in setting the right amount of feed-forward, resulting in excessive overshoot or undershoot of the pre-regulator's output voltage in response to large line voltage changes.

To overcome this issue, the L6563H implements the fast voltage feedforward function. As soon as the voltage on the VFF pin decreases by a set threshold (40 mV typically), a mains dip is assumed and an internal switch rapidly discharges the VFF capacitor via a 10 k $\Omega$ resistor. Thanks to this feature, it is possible to set an RC circuit with a long time constant, assuring a low THD, keeping a fast response to mains dip.

#### **Brownout protection**

Brownout protection prevents the circuit from working with abnormal mains levels. It is easily achieved using the RUN pin (pin 12) of the L6563H: this pin is connected through a resistor divider to the VFF pin (pin 5), which provides the information of the mains voltage peak value. An internal comparator enables the IC operations if the mains level is correct, within the nominal limits. At startup, if the input voltage is below 90 Vac (typ.), circuit operations are inhibited.

#### **Output voltage feedback loop**

The feedback loop is implemented by means of a typical circuit using the dedicated operational amplifier of TSM1014A modulating the current in the optocoupler's diode. The



second comparator embedded in the TSM1014A - usually dedicated to constant current regulation - is here utilized for burst mode as previously described.

On the primary side, R34 and D17 connect the RFMIN pin (pin 4) to the optocoupler's phototransistor closing the feedback loop. R31, which connects the same pin to ground, sets the minimum switching frequency. The R-C series R44 and C18 sets both soft-start maximum frequency and duration.

#### **L6599A overload and short-circuit protection**

The current into the primary winding is sensed by the loss-less circuit R41, C27, D11, D10, R39, and C25 and it is fed into the ISEN pin (pin 6). In the case of overcurrent, the voltage on the pin overpasses an internal threshold (0.8 V) that triggers a protection sequence. The capacitor (C45) connected to the DELAY pin (pin 2) is charged by an internal 150 µA current generator and is slowly discharged by the external resistor (R24). If the voltage on the pin reaches 2 V, the soft-start capacitor is completely discharged so that the switching frequency is pushed to its maximum value. As the voltage on the pin exceeds 3.5 V the IC stops switching and the internal generator is turned off, so that the voltage on the pin decays because of the external resistor. The IC is soft-restarted as the voltage drops below 0.3 V. In this way, under short-circuit conditions, the converter works intermittently with very low input average power.

#### **Open loop protection**

Both circuit stages, PFC and resonant, are equipped with their own overvoltage protections.

The PFC controller L6563H monitors its output voltage via the resistor divider connected to a dedicated pin (PFC\_OK, pin 7) protecting the circuit in case of loop failures or disconnection. If a fault condition is detected, the internal circuitry latches the L6563H operations and, by means of the PWM\_LATCH pin (pin 8), it also latches the L6599A via the DIS pin (pin 8). The converter is kept latched by the L6563H internal HV start-up circuit that supplies the IC by charging the Vcc capacitor periodically. To resume converter operation, a mains restart is necessary.

The output voltage is monitored by sensing the Vcc voltage. If Vcc voltage overrides the D12 breakdown voltage, Q9 pulls down the L6563H INV pin latching the converter.





<span id="page-8-0"></span>



### <span id="page-9-0"></span>**2 Efficiency measurement**

#### **EPA rev. 2.0 external power supply compliance verification**

*[Table 1](#page-9-1)* shows the no-load consumption and the overall efficiency, measured at the nominal mains voltages. At 115 Vac the average efficiency is 90.6 %, while at 230 Vac it is 91.8 %. Both values are much higher than the 87 % required by EPA rev 2.0 external power supply (EPS) limits.

The efficiency at nominal load, 230 Vac, is 94 %, which is a very high efficiency for a double stage converter and confirms the benefit of implemented SR.

Also at no load the board performances are superior: maximum no-load consumption at nominal mains voltage is 200 mW; this value is significantly lower than the limit imposed by the ENERGY STAR program which is 500 mW.

<span id="page-9-1"></span>





#### **Light load operation efficiency**

Measurement results are reported in *[Table 2](#page-10-1)* and plotted in *[Figure 4](#page-10-0)*. As can be seen, efficiency is better than 50 % even for very light loads such as 500 mW.

<span id="page-10-1"></span>



**Figure 4. Light load efficiency diagram**

<span id="page-10-0"></span>



### <span id="page-11-0"></span>**3 Harmonic content measurement**

The board has been tested according to the European standard EN61000-3-2 Class-D and the Japanese standard JEITA-MITI Class-D, at both the nominal input voltage mains. As shown in the following images, the circuit is able to reduce the harmonics well below the limits of both regulations.

<span id="page-11-1"></span>

Figure 5. Compliance with EN61000-3-2 at 230 Vac - 50 Hz, full load

```
THD = 14.70 % - PF = 0.978
```
<span id="page-11-2"></span>



THD = 5.20 % - PF = 0.995

On the bottom side of the diagrams the total harmonic distortion (THD) and power factor (PF) have been measured too. The values in all conditions give a clear idea regarding the correct functioning of the PFC.



### <span id="page-12-0"></span>**4 Functional check**

#### **Steady-state operation**

In *[Figure 7](#page-12-1)* some waveforms relevant to the resonant stage during steady-state operation are given. The selected switching frequency is about 120 kHz, in order to have a good trade off between transformer losses and dimensions. The converter operates slightly above the resonance frequency.

<span id="page-12-2"></span>*[Figure 8](#page-12-2)* shows the key signals of the SRK2000A: each rectifier MOSFET is switched on and off according to its drain-source voltage which, during conduction time, is the voltage image of the current flowing through the MOSFET.

<span id="page-12-1"></span>



#### **Zero voltage switching**

<span id="page-13-1"></span>*[Figure 9](#page-13-0)* and *[10](#page-13-1)* show details of ZVS operation. Both MOSFETs turn on when current is flowing through their body diodes and drain-source voltage is zero.

<span id="page-13-0"></span>

#### **Startup and shutdown**

<span id="page-13-3"></span>*[Figure 11](#page-13-2)* and *[12](#page-13-3)* show the start-up and shut-down sequence of the two converter stages: The PFC starts first and the LLC only starts after the PFC achieves regulation. In the same way the PFC stops first and the LLC shuts down as its input voltage falls below the allowed voltage.

<span id="page-13-2"></span>

*[Figure 13](#page-14-0)* and *[14](#page-14-1)* again show startup and shutdown but highlighting the current flowing through the resonant tank.



In *[Figure 13](#page-14-0)* it can be noted that the resonant current at turn-on has some oscillations due to the charging of the resonant elements. However, current zero-crossing always lags the HB commutations and, consequently, MOSFETs are soft switched.

*[Figure 14](#page-14-1)* shows the resonance current at shutdown. Due to input voltage dip, the LLC stage operates below resonance, but current still lags the HB voltage.

<span id="page-14-1"></span>Avoiding hard switching also during transitions like startup and shutdown is a must for a reliable design, because some hard switching commutations could also damage the converter.

<span id="page-14-0"></span>

#### **No-load operation**

<span id="page-14-3"></span>In *[Figure 15](#page-14-2)* and *[16](#page-14-3)*, some burst mode waveforms are captured. As seen, both L6599A and L6563H operate in burst mode. In *[Figure 16](#page-14-3)*, it is possible to see that PFC and LLC bursts are synchronized.

<span id="page-14-2"></span>



DocID17595 Rev 2 15/32

<span id="page-15-0"></span>

<span id="page-15-1"></span>In *[Figure 17](#page-15-0)* and *[18](#page-15-1)* the transitions from full load to no load and vice versa have been checked. As seen in the images, both transitions are clean and there isnít any output voltage dip.

#### **Overcurrent and short-circuit protection**

The L6599A is equipped with a current sensing input (pin 6, ISEN) and a dedicated overcurrent management system. The current flowing in the resonant tank is detected and the signal is fed into the ISEN pin. It is internally connected to a first comparator, referenced to 0.8 V, and to a second comparator referenced to 1.5 V. If the voltage externally applied to the pin exceeds 0.8 V, the first comparator is tripped causing an internal switch to be turned on and the soft-start capacitor CSS to be discharged.

Under output short-circuit, this operation results in an almost constant peak primary current.

With the L6599A, the board designer can externally program the maximum time that the converter is allowed to run overloaded or under short-circuit conditions. Overloads or shortcircuits lasting less than the set time do not cause any other action, therefore providing the system with immunity to short duration phenomena. If, instead, the overload condition continues, a protection procedure is activated that shuts down the L6599A and, in case of continuous overload/short-circuit, results in continuous intermittent operation with a user defined duty cycle. This function is realized with the DELAY pin (pin 2), by means of a capacitor C45 and the parallel resistor R24 connected to ground. As the voltage on the ISEN pin exceeds 0.8 V, the first OCP comparator, in addition to discharging CSS, turns on an internal 150 µA current generator that, via the DELAY pin, charges C45. As the voltage on C45 is 3.5 V, the L6599A stops switching and the PFC\_STOP pin is pulled low. Also the internal generator is turned off, so that C45 is now slowly discharged by R24. The IC restarts when the voltage on C45 is less than 0.3 V. Additionally, if the voltage on the ISEN pin reaches 1.5 V for any reason (e.g. transformer saturation), the second comparator is triggered, the L6599A shuts down and the operation is resumed after an off-on cycle. *[Figure 19](#page-16-0)* shows intermittent operations caused by an output short-circuit: average output current is limited, preventing the converter from overheating and consequent failure.



<span id="page-16-0"></span>





### <span id="page-17-0"></span>**5 Thermal map**

In order to check the design reliability, a thermal mapping by means of an IR camera was done. In *[Figure 20](#page-17-1)* and *[21](#page-17-2)* the thermal measurements of the board, component side, at nominal input voltage, are shown. Some pointers, visible in the images, have been placed across key components or components showing high temperature. The ambient temperature during both measurements was 27 °C.

<span id="page-17-1"></span>



#### Figure 21. Thermal map at 230 Vac - 50 Hz - full load

<span id="page-17-2"></span>

#### **Table 3. Thermal maps reference points**





To directly check the efficiency of the SR stage, a thermal map of the SR daughterboard has also been taken. As seen, the temperature of both rectifier MOSFETs is below 70 °C, confirming that heatsinking is not required and confirming that the SR solution implemented allows a significant secondary side board dimension squeezing.

<span id="page-18-0"></span>









<span id="page-19-0"></span>*[Figure 23](#page-19-1)* and *[24](#page-19-2)* represent the average measurement of the conducted emission at full load and nominal mains voltages. The limit indicated in red on the diagrams is relevant to average measurements and is the EN55022 Class-B one, which has more severe limits compared to Class-A, dedicated to IT technology equipment. As can be seen, in all test conditions the measurements are significantly below the limits.

<span id="page-19-1"></span>

**Figure 23. CE average measurement at 115 Vac and full load**



<span id="page-19-2"></span>

# <span id="page-20-0"></span>**7 Bill of material**









#### **Table 5. EVL150W-ADP-SR demonstration board: motherboard bill of materials (continued)**





#### **Table 5. EVL150W-ADP-SR demonstration board: motherboard bill of materials (continued)**











#### **Table 5. EVL150W-ADP-SR demonstration board: motherboard bill of materials (continued)**









### <span id="page-26-0"></span>**8 PFC coil specification**

#### **General description and characteristics**

- Application type: consumer, home appliance
- Transformer type: open
- Coil former: vertical type,  $6 + 6$  pins
- Max. temp. rise: 45 ºC
- Max. operating ambient temperature: 60 ºC
- Mains insulation: n.a.
- Unit finishing: varnished

#### **Electrical characteristics**

- Converter topology: boost, transition mode
- Core type: PQ26/25-PC44 or equivalent
- Min. operating frequency: 40 kHz
- Typical operating frequency: 120 kHz
- Primary inductance: 310  $\mu$ H  $\pm$  10% at 1 kHz-0.25  $V^{(a)}$
- Peak current: 5.6 Apk

#### **Electrical diagram and winding characteristics**

#### **Figure 25. PFC coil electrical diagram**

<span id="page-26-1"></span>

**Table 7. PFC coil winding data**



a. Measured between pins #5 and #9.



#### **Mechanical aspects and pin numbering**

- Maximum height from PCB: 30 mm
- Coil former type: vertical,  $6 + 6$  pins (pins 1, 2, 4, 6, 7, 10, 12 are removed)
- Pin distance: 3.81 mm
- Row distance: 25.4 mm
- External copper shield: not insulated, wound around the ferrite core and including the coil former. Height is 8 mm. Connected to pin #3 by a soldered solid wire.

<span id="page-27-0"></span>

**Figure 26. PFC coil mechanical aspect**

#### **Manufacturer**

- Magnetica Italy
- Inductor P/N: 1975.0004



### <span id="page-28-0"></span>**9 Transformer specifications**

#### **General description and characteristics**

- Application type: consumer, home appliance
- Transformer type: open
- Coil former: horizontal type, 7+7 pins, two slots
- Max. temp. rise: 45 ºC
- Max. operating ambient temperature: 60 ºC
- Mains insulation: acc. to EN60065.

#### **Electrical characteristics**

- Converter topology: half bridge, resonant
- Core type: ETD34-PC44 or equivalent
- Min. operating frequency: 60 kHz
- Typical operating frequency: 100 kHz
- Primary inductance: 800  $\mu$ H  $\pm$  10% at 1 kHz-0.25  $V^{(b)}$
- Leakage inductance: 100  $\mu$ H ± 10% at 100 kHz-0.25 V<sup>(c)</sup>.

#### **Electrical diagram and winding characteristics**

#### **Figure 27. Transformer electrical diagram**

<span id="page-28-1"></span>

c. Measured between pins 2 - 4 with only half secondary winding shorted at time.



b. Measured between pins 2 - 4.

| <b>Pins</b> | Winding            | <b>RMS</b> current | <b>Number of turns</b> | Wire type                    |
|-------------|--------------------|--------------------|------------------------|------------------------------|
| $2 - 4$     | <b>PRIMARY</b>     | 1.2 $ARMS$         | 34                     | $30 \times \phi$ 0.1 mm - G1 |
| $8 - 11$    | $SEC-1A4$          | 5 A <sub>RMS</sub> | 2                      | $90 \times \phi 0.1$ mm - G1 |
| $9 - 10$    | $SEC-1B4$          | 5 A <sub>RMS</sub> | 2                      | $90 \times \phi$ 0.1 mm – G1 |
| $10 - 13$   | $SEC-2A^{(1)}$     | 5 A <sub>RMS</sub> | 2                      | $90 \times \phi 0.1$ mm - G1 |
| $12 - 14$   | $SEC-2B4$          | 5 A <sub>RMS</sub> | 2                      | $90 \times \phi 0.1$ mm - G1 |
| $6 - 7$     | AUX <sup>(2)</sup> | $0.05 A_{RMS}$     | 3                      | $\phi$ 0.28 mm – G2          |

**Table 8. Transformer winding data** 

1. Secondary windings A and B are in parallel.

2. Aux winding is wound on top of primary winding.

#### **Mechanical aspect and pin numbering**

- Maximum height from PCB: 30 mm
- Coil former type: horizontal,  $7 + 7$  pins (pins #3 and #5 are removed)
- Pin distance: 5.08 mm
- Row distance: 25.4 mm

<span id="page-29-0"></span>

#### **Figure 28. Transformer overall drawing**

#### **Manufacturer**

- Magnetica Italy
- Transformer P/N: 1860.0034



# <span id="page-30-0"></span>**10 Revision history**



#### **Table 9. Document revision history**



#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

 $@$  2017 STMicroelectronics  $-$  All rights reserved

