

# **DSA20XX**

## Low Jitter Configurable Dual Output Oscillators for Automotive

#### **Features**

- · Automotive AEC-Q100 Qualified
- Two Independent Outputs with Any Format Combination from LVPECL, LVDS, HCSL, and LVCMOS
- · Wide Frequency Range:
  - 2.3 MHz to 460 MHz LVDS/HCSL/LVPECL Output
  - 2.3 MHz to 170 MHz CMOS Output
- Low RMS Phase Jitter: <1 ps (typical)</li>
- High Stability: ±25 ppm, ±50 ppm
- · Wide Temperature Range
  - Automotive Grade 2: -40° to +105°C
  - Automotive Grade 3: -40°C to +85°C
- High Supply Noise Rejection: -50 dBc
- · Pin-Selectable Configurations
  - 3-bit Output Drive Strength (CMOS)
  - 3-bit Output Frequency Combinations
- Miniature Footprint of 3.2 mm x 2.5 mm
- · Excellent Shock and Vibration Immunity
  - Qualified to MIL-STD-883
- · High Reliability
  - 20x Better MTF Than Quartz Oscillators
- Supply Range of 2.25V to 3.6V
- Short Sample Lead Time: <2 weeks
- · Lead Free & RoHS Compliant

#### **Applications**

- · Automotive Infotainment
- Automotive ADAS
- · Autonomous Driving
- · In-Vehicle Network


#### **General Description**

The DSA20xx family of high performance dual output oscillators utilizes proven silicon MEMS technology to provide excellent jitter and stability while incorporating additional device functionality. The two outputs are controlled by separate supply voltages to allow for independent voltage level control. The frequencies of the outputs can be identical or independently derived from a common PLL frequency source. The DSA20xx have provisions for up to eight user-defined pre-programmed, pin-selectable output frequency combinations. The DSA20x1 is also equipped with independent pin-selectable output drive strengths for the CMOS output to reduce EMI and noise.

Please visit the Microchip ClockWorks<sup>®</sup> Configurator website at http://clockworks.microchip.com/timing/ to configure the part number for customized frequencies.


All DSA20xx devices are packaged in a 14-lead 3.2 mm x 2.5 mm QFN package and is available in Automotive Grade 2 and Grade 3 temperatures.

#### **Package Type**



## **DSA20XX**

## **Block Diagram**



#### 1.0 ELECTRICAL CHARACTERISTICS

## **Absolute Maximum Ratings**

Supply Voltage	
Input Voltage (V <sub>IN</sub> )	0.3V to V <sub>DD</sub> + 0.3V
ESD Protection	4 kV HBM, 400V MM, 1.5 kV CDM

#### **ELECTRICAL CHARACTERISTICS**

**Electrical Characteristics:** Unless otherwise indicated, T = +25°C.

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Supply Voltage	V <sub>DD</sub>	2.25		3.6	V	Note 1
Supply Current	I <sub>DD</sub>	_	21	23	mA	EN pin low, outputs are disabled
Supply Current (Note 2)	I <sub>DD</sub>	_	49	_	mA	EN pin high, outputs are enabled; LVDS: $R_L = 100\Omega$ , $F_{O1} = 125$ MHz; CMOS: $C_L = 15$ pF, $F_{O2} = 75$ MHz
		_		±25		Includes frequency variations
Frequency Stability	Δf	_		±50	ppm	due to initial tolerance, temperature, and power supply voltage.
Aging	Δf	_	1	±5		First year
Aging	ΔΙ	_		±1	ppm	Subsequent years
Startup Time	t <sub>SU</sub>	_	1	5	ms	T = +25°C, Note 3
Input Logic Level High	V <sub>IH</sub>	0.75xV <sub>DD</sub>	1	_	V	
Input Logic Level Low	V <sub>IL</sub>	_		0.25xV <sub>DD</sub>	V	
Output Disable Time	t <sub>DA</sub>	_	1	5	ns	Note 4
Output Enable Time	t <sub>EN</sub>	_	1	20	ns	_
Pull-Up Resistor	R <sub>PU</sub>	_	40	_	kΩ	Note 2, Pull-up exists on all digital I/Os
LVDS Outputs						
Output Offset Voltage	_	1.125	_	1.4	V	$R_L = 100\Omega$ differential
Delta Offset Voltage	_	_		50	mV	_
Peak-to-Peak Output Swing	_	_	350	_	mV	Single-ended
Output Rise/Fall Time	t <sub>r</sub> /t <sub>f</sub>	200		350	ps	20% to 80%, R <sub>L</sub> = 100Ω, C <sub>L</sub> = 2 pF (to GND)
Frequency	f <sub>0</sub>	2.3	_	460	MHz	Single frequency
Output Duty Cycle	SYM	48		52	%	Differential

- Note 1: Pin 4  $V_{DD}$  should be filtered with 0.01  $\mu F$  capacitor.
  - 2: Output is enabled if Enable pad is floated or not connected
  - 3:  $t_{SU}$  is time to stable output frequency after  $V_{DD}$  is applied and outputs are enabled.
  - **4:** Output Waveform and Test Circuit figures define the parameters.
  - 5: Period Jitter include crosstalk from adjacent output.

## **DSA20XX**

## **ELECTRICAL CHARACTERISTICS (CONTINUED)**

**Electrical Characteristics:** Unless otherwise indicated, T = +25°C.

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Period Jitter (Note 5)	J <sub>PER</sub>	_	2.5	_	ps <sub>RMS</sub>	F <sub>O1</sub> = 125 MHz
		_	0.28	_		200 kHz to 20 MHz @ 156.25 MHz
Integrated Phase Noise	J <sub>CC</sub>	_	0.4	_	ps <sub>RMS</sub>	100 kHz to 20 MHz @ 156.25 MHz
		_	1.7	2		12 kHz to 20 MHz @ 156.25 MHz
CMOS Output						
Output Logic Level High	V <sub>OH</sub>	0.9xV <sub>DD</sub>		_	V	I = ±6 mA
Output Logic Level Low	V <sub>OL</sub>	_		0.1xV <sub>DD</sub>	\ \ \	I – IO IIIA
Outrot Disc/Fall Times	t <sub>r</sub>	_	1.1	2		200/ +- 000/ 0 - 45 -5
Output Rise/Fall Time	t <sub>f</sub>	_	1.3	2	ns	20% to 80%, C <sub>L</sub> = 15 pF
Frequency	f <sub>0</sub>	2.3	_	170	MHz	Commercial/Industrial temperature range
Output Duty Cycle	SYM	45	_	55	%	_
Period Jitter (Note 5)	J <sub>PER</sub>	_	3	_	ps <sub>RMS</sub>	F <sub>O2</sub> = 125 MHz
	J <sub>CC</sub>	_	0.3	_		200 kHz to 20 MHz @ 125 MHz
Integrated Phase Noise		_	0.38	_	ps <sub>RMS</sub>	100 kHz to 20 MHz @ 125 MHz
		_	1.7	2	1	12 kHz to 20 MHz @ 125 MHz
LVPECL Outputs				•		
Output Logic Level High	V <sub>OH</sub>	V <sub>DD</sub> – 1.08	_	_	.,	B 500
Output Logic Level Low	V <sub>OL</sub>	_	_	V <sub>DD</sub> – 1.55	V	$R_L = 50\Omega$
Peak to Peak Output Swing	_	_	800	_	mV	Single-Ended
Output Rise/Fall Time	t <sub>r</sub>		250		ps	20% to 80%, R <sub>L</sub> = 50Ω
Output Nisch all Time	t <sub>f</sub>		200		PS	2070 to 0070, 11 - 0022
Frequency	$f_0$	2.3	_	460	MHz	Single Frequency
Output Duty Cycle	SYM	48	_	52	%	Differential
Period Jitter (Note 5)	J <sub>PER</sub>	_	2.5	_	ps <sub>RMS</sub>	f <sub>01</sub> = 125 MHz
		_	0.25	_		200 kHz to 20 MHz @ 156.25 MHz
Integrated Phase Noise	J <sub>CC</sub>	_	0.38	_	ps <sub>RMS</sub>	100 kHz to 20 MHz @ 156.25 MHz
		_	1.7	2		12 kHz to 20 MHz @ 156.25 MHz

- Note 1: Pin 4  $V_{DD}$  should be filtered with 0.01  $\mu F$  capacitor.
  - 2: Output is enabled if Enable pad is floated or not connected
  - 3:  $t_{SU}$  is time to stable output frequency after  $V_{DD}$  is applied and outputs are enabled.
  - 4: Output Waveform and Test Circuit figures define the parameters.
  - 5: Period Jitter include crosstalk from adjacent output.

## **ELECTRICAL CHARACTERISTICS (CONTINUED)**

Electrical Characteristics: Unless otherwise indicated, T = +25°C.

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
HCSL Outputs						
Output Logic Level High	V <sub>OH</sub>	0.725	_	_	V	D = 500
Output Logic Level Low	V <sub>OL</sub>	_	_	0.1	V	$R_L = 50\Omega$
Peak to Peak Output Swing	_		750		mV	Single-Ended
Output Rise/Fall Time	t <sub>r</sub>	200	_	400	ps	20% to 80%, $R_L$ = 50Ω,
(Note 4)	t <sub>f</sub>	200		100	Po	$C_L = 2 pF$
Frequency	$f_0$	2.3	_	460	MHz	Single Frequency
Output Duty Cycle	SYM	48	_	52	%	Differential
Period Jitter (Note 5)	J <sub>PER</sub>	_	2.8	_	ps <sub>RMS</sub>	f <sub>01</sub> = f <sub>02</sub> = 125 MHz
		_	0.25	_		200 kHz to 20 MHz @ 156.25 MHz
Integrated Phase Noise	J <sub>PH</sub>	_	0.37	_	ps <sub>RMS</sub>	100 kHz to 20 MHz @ 156.25 MHz
		_	1.7	2		12 kHz to 20 MHz @ 156.25 MHz

- **Note 1:** Pin 4  $V_{DD}$  should be filtered with 0.01  $\mu F$  capacitor.
  - 2: Output is enabled if Enable pad is floated or not connected
  - 3: t<sub>SU</sub> is time to stable output frequency after V<sub>DD</sub> is applied and outputs are enabled.
  - 4: Output Waveform and Test Circuit figures define the parameters.
  - 5: Period Jitter include crosstalk from adjacent output.

#### **TEMPERATURE SPECIFICATIONS (Note 1)**

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Temperature Ranges						
Junction Operating Temperature	TJ	_	_	+150	°C	_
Ambient Operating Temperature	T <sub>A</sub>	-40	_	+105	°C	Automotive Grade 2
Ambient Operating Temperature	T <sub>A</sub>	-40	_	+85	°C	Automotive Grade 3
Storage Ambient Temperature Range	T <sub>A</sub>	-55	_	+150	°C	_
Soldering Temperature	T <sub>S</sub>	_	+260	_	°C	40 sec. max.

Note 1: The maximum allowable power dissipation is a function of ambient temperature, the maximum allowable junction temperature and the thermal resistance from junction to air (i.e., T<sub>A</sub>, T<sub>J</sub>, θ<sub>JA</sub>). Exceeding the maximum allowable power dissipation will cause the device operating junction temperature to exceed the maximum +150°C rating. Sustained junction temperatures above +150°C can impact the device reliability.

## 2.0 TYPICAL OPERATING CHARACTERISTICS

Unless specified otherwise, T = +25°C, V<sub>DD</sub> = 3.3V




FIGURE 2-1: LVDS Phase Jitter (Integrated Phase Noise).




FIGURE 2-2: CMOS Phase Jitter (Integrated Phase Noise).




FIGURE 2-3: PECL Phase Jitter.




FIGURE 2-4: HCSL Phase Jitter.

#### 3.0 OPERATIONAL DESCRIPTION

The DSA20xx are a family of dual output oscillators consisting of a MEMS resonator and a support PLL IC. The two outputs can be LVPECL/LVDS/HCSL/LVCMOS combination. The "xx" represent the Output 1 and Output 2 logics. For example, DSA2031 offers LVDS-CMOS, DSA2032 offers LVPECL-LVDS, DSA2033 offers LVDS-LVDS, and DSA2030 offers a single LVDS output. The two outputs are generated through independent 8-bit programmable dividers from the output of the internal PLL. Two constraints are imposed on the output frequencies:

- f<sub>2</sub> = M x f<sub>1</sub>/N; where M and N are even integers between 4 and 254.
- 1.2 GHz < N x f<sub>2</sub> < 1.7 GHz

The actual frequencies output by the DSA20xx are controlled by an internal pre-programmed memory (OTP). This memory stores all coefficients required by the PLL for up to eight different frequency combinations. Three control pins (FS0, FS1, FS2) select the output frequency combination. Microchip

supports customer-defined versions of the DSA20xx. Standard frequency options are described in the following sections.

The DSA20xx provides control of the output voltage levels of the CMOS output. VDD2 (pin 12) sets the high voltage level of Output 2 and must be equal to or less than VDD at all times to ensure proper operation. VDD2 can be as low as 1.65V.

When Enable (pin 1) is floated or connected to VDD, the DSA20xx is in operational mode. Driving Enable to ground will tri-state both output drivers (high-impedance mode).

The DSA20xx have programmable output drive strength for CMOS output. Using three control pins (OS0, OS1, OS2), the drive strength for the CMOS output can be adjusted to match circuit board impedances to reduce power supply noise, overshoot/undershoot, and EMI. Table 3-1 displays typical rise/fall times for the output with a 15 pF load capacitance as a function of these control pins at  $V_{DD}$  = 3.3V and at room temperature.

TABLE 3-1: RISE/FALL TIMES FOR DRIVE STRENGTHS

		Output Drive Strength Bits [OS0, OS1, OS2] - Default is 111								
	000	001	010	011	100	101	110	111		
t <sub>r</sub>	2.1 ns	1.7 ns	1.6 ns	1.4 ns	1.3 ns	1.3 ns	1.2 ns	1.1 ns		
t <sub>f</sub>	2.5 ns	2.4 ns	2.4 ns	2.0 ns	1.8 ns	1.6 ns	1.3 ns	1.3 ns		

#### 3.1 Output Clock Frequencies

Table 3-2 lists the standard frequency configurations and the associated ordering information to be used in conjunction with the ordering information in the Product Identification System section. Customer-defined combinations are available.

TABLE 3-2: PRE-PROGRAMMED PIN-SELECTABLE OUTPUT FREQUENCY COMBINATIONS

Ordering Freq.	Freq.	Frequency Select Bits [FS0, FS1, FS2] – Default is 111										
Code	(MHz)	000	001	010	011	100	101	110	111			
J0001	f <sub>OUT1</sub>	148.25	74.25	156.25	150	125	125	100	100			
30001	f <sub>OUT2</sub>	74.25	74.25	125	125	25	50	50	75			
J000X	f <sub>OUT1</sub>		Contact Microchip for additional configurations.									
30007	f <sub>OUT2</sub>			Contact Mic	noonip ioi a	uditional coi	iligurations.					

Frequency select bits are weakly tied high. So if they are left unconnected, the default setting will be [111] and the device will output the associated frequencies in the table above.

## 4.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 4-1 and Table 4-2.

TABLE 4-1: DSA20XX PIN FUNCTION TABLE (GLOBAL)

Pin Number	Pin Name	Pin Type	Description
1	Enable	I	Enables all outputs when high and disables (tri-state) them when low.
2	NC	N/A	Leave unconnected or grounded.
3	O2S0/OS0/NC	I	Least significant bit for output strength selection for LVCMOS Output 2/Leave unconnected or grounded.
4	GND	Power	Ground.
5	FS0	I	Least significant bit for frequency selection.
6	FS1	I	Middle bit for frequency selection.
7	FS2/NC	I	Most significant bit for frequency selection/Leave unconnected or grounded.
8	Output1/Output1+	0	LVCMOS Output 1/True Output 1 for differential output.
9	O1SO/OS0/Output1-	I/O	Least significant bit for output strength selection for LVCMOS Output 1/Complementary Output 1 for differential output.
10	O1S1/OS1/Output2-/NC	I/O	Middle bit for output strength selection for LVCMOS Output/Complementary Output2 for differential output/Leave unconnected or grounded.
11	Output2/Output2+/NC	0	LVCMOS Output 2/True Output2 for differential output/Leave unconnected or grounded.
12	VDD2/VDD	Power	Power supply for Output 2/Connect to Power supply for configuration with only Output 1.
13	VDD	Power	Power supply.
14	O2S1/OS2/NC	I	Most significant bit for output strength selection for LVCMOS Output/Leave unconnected or grounded.
15	ePAD	Power	Connect to GND.

TABLE 4-2: PIN FUNCTION TABLE (SPECIFIC)

Pin No.	Part Number								
_	DSA2010	DSA2011	DSA2020	DSA2021	DSA2022	DSA2023	DSA2024		
Output 1	LVCMOS	LVCMOS	LVPECL	LVPECL	LVPECL	LVPECL	LVPECL		
Output 2	OFF	LVCMOS	OFF	LVCMOS	LVPECL	LVDS	HCSL		
1	Enable	Enable	Enable	Enable	Enable	Enable	Enable		
2	NC	NC	NC	NC	NC	NC	NC		
3	NC	O2S0	NC	OS0	NC	NC	NC		
4	GND	GND	GND	GND	GND	GND	GND		
5	FS0	FS0	FS0	FS0	FS0	FS0	FS0		
6	FS1	FS1	FS1	FS1	FS1	FS1	FS1		
7	NC	FS2	NC	FS2	FS2	FS2	FS2		
8	Output1	Output1	Output1+	Output1+	Output1+	Output1+	Output1+		
9	OS0	O1S0	Output1–	Output1-	Output1-	Output1–	Output1-		
10	OS1	O1S1	NC	OS1	Output2-	Output2-	Output2-		
11	NC	Output2	NC	Output2	Output2+	Output2+	Output2+		
12	VDD	VDD2	VDD	VDD2	VDD2	VDD2	VDD2		
13	VDD	VDD	VDD	VDD	VDD	VDD	VDD		
14	OS2	O2S1	NC	OS2	NC	NC	NC		
15	ePad	ePad	ePad	ePad	ePad	ePad	ePad		
_	DSA2030	DSA2031	DSA2033	DSA2040	DSA2041	DSA2043	DSA2044		
Output 1	LVDS	LVDS	LVDS	HCSL	HCSL	HCSL	HCSL		
Output 2	OFF	LVCMOS	LVDS	OFF	LVCMOS	LVDS	HCSL		
1	Enable	Enable	Enable	Enable	Enable	Enable	Enable		
2	NC	NC	NC	NC	NC	NC	NC		
3	NC	OS0	NC	NC	OS0	NC	NC		
4	GND	GND	GND	GND	GND	GND	GND		
5	FS0	FS0	FS0	FS0	FS0	FS0	FS0		
6	FS1	FS1	FS1	FS1	FS1	FS1	FS1		
7	NC	FS2	FS2	NC	FS2	FS2	FS2		
8	Output1+	Output1+	Output1+	Output1+	Output1+	Output1+	Output1+		
9	Output1–	Output1–	Output1–	Output1–	Output1–	Output1–	Output1–		
10	NC	OS1	Output2-	NC	OS1	Output2-	Output2-		
11	NC	Output2	Output2+	NC	Output2	Output2+	Output2+		
12	VDD	VDD2	VDD2	VDD	VDD2	VDD2	VDD2		
13	VDD	VDD	VDD	VDD	VDD	VDD	VDD		
14	NC	OS2	NC	NC	OS2	NC	NC		
15	ePad	ePad	ePad	ePad	ePad	ePad	ePad		

Please visit the ClockWorks<sup>®</sup> Configurator website at http://clockworks.microchip.com/timing to configure the part number for the eight customer-defined frequencies.

## 5.0 TERMINATION SCHEMES




FIGURE 5-1: Typical LVPECL Termination Scheme.




FIGURE 5-3: Typical HCSL Termination Scheme.




FIGURE 5-2: Typical LVDS Termination Scheme.




FIGURE 5-4: Typical LVCMOS Termination Scheme.

## 6.0 DIAGRAMS

Unless otherwise specified, T = +25 $^{\circ}$ C, V<sub>DD</sub> = 3.3V.




FIGURE 6-1: LVDS Output Waveform.




FIGURE 6-2: CMOS Output Waveform.




FIGURE 6-3: LVPECL Output Waveform.




FIGURE 6-4: HCSL Output Waveform.

## 7.0 SOLDER REFLOW PROFILE





FIGURE 7-1: Solder Reflow Profile.

MSL 1 @ 260°C refer to JSTD-020C							
Ramp-Up Rate (200°C to Peak Temp)	3°C/sec. max.						
Preheat Time 150°C to 200°C	60 to 180 sec.						
Time maintained above 217°C	60 to 150 sec.						
Peak Temperature	255°C to 260°C						
Time within 5°C of actual Peak	20 to 40 sec.						
Ramp-Down Rate	6°C/sec. max.						
Time 25°C to Peak Temperature	8 minutes max.						

#### 8.0 PACKAGING INFORMATION

## 8.1 Package Marking Information



XXXYYWW XSSS

#### Example

2031F0023 DCP2115 0971

Legend: XX...X Product code or customer-specific information

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

SSS Alphanumeric traceability code

e3 Pb-free JEDEC® designator for Matte Tin (Sn)

This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.

•, ▲, ▼ Pin one index is identified by a dot, delta up, or delta down (triangle mark).

**Note**: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. Package may or may not include the corporate logo.


Underbar (\_) and/or Overbar (\_) symbol may not be to scale.

## 14-Lead 3.2 mm x 2.5 mm QFN Package Outline and Recommended Land Pattern


#### TITLE

14 LEAD QFN 2.5x3.2mm PACKAGE OUTLINE & RECOMMENDED LAND PATTERN

 DRAWING #
 QFN2532-14LD-PL-1
 UNIT
 MM




Top View



Bottom View



Side View



Recommended Land Pattern

#### NOTE:

- Green shaded rectangles in Recommended Land Pattern are solder stencil opening.
- 2. Red shaded rectangle in Recommended Land Pattern is keep out area.

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging.

## APPENDIX A: REVISION HISTORY

## Revision A (July 2020)

• Initial release of DSA20xx Microchip data sheet DS20006384A.



NOTES:

#### PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, contact your local Microchip representative or sales office.

Part No. X	<u>X</u>	<u>X</u>	-XXXXX	<u>X</u>	XXX
Device Package	Temp. Range		Frequency	Media Type	Automotive Suffix
Device:	DSA20xx	:: X	Output 1	Out	tput 2
		0	OFF	OF	F
		1	LVCMOS	LVC	CMOS
		2	LVPECL	LVF	PECL
		3	LVDS	LVE	os
		4	HCSL	HC	SL
Package:	F =	14-Lead	3.2 mm x 2.5 r	mm QFN	
Temperature Range:	L =		+105°C (Autor +85°C (Autom		
Frequency Stability:	1 = 2 =	= 00 PP.			
Frequency:	xxxxx =	User-Defin	ed in the Clock	Works Con	figurator.
Media Type:	<black>= T =</black>		-		
Automotive Suffix:	Vxx =		ive suffix in whi o. Default value ve part.		

number for customized frequency. http://clockworks.microchip.com/timing/.

#### **Examples:**

- a) DSA2031FL2-F0023VAO:
  - Output 1 = LVDS; Output 2 = LVCMOS, 14-Lead QFN, -40°C to +105°C Temperature Range, ±25 ppm Stability, 110/Tube, Standard Automotive
- b) DSA2011FI1-F0050TVAO:
  - Output 1 & Output 2 = LVCMOS, 14-Lead QFN, -40°C to +85°C Temperature Range, ±50 ppm Stability, 1,000/Reel, Standard Automotive
- c) DSA2033FI2-F0004TVAO:
  - Output 1 & Output 2 = LVDS, 14-Lead QFN, -40°C to +85°C Temperature Range, ±25 ppm Stability, 1,000/Reel, Standard Automotive
- d) DSA2030FL1-B0020VAO:
  - Output 1 = LVDS; Output 2 = OFF, 14-Lead QFN, -40°C to +105°C Temperature Range, ±50 ppm Stability, 110/Tube, Standard Automotive
- Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.



NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2020, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-6428-0

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



## Worldwide Sales and Service

#### **AMERICAS**

**Corporate Office** 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277

Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

**Austin, TX** Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

**Dallas** Addison, TX Tel: 972-818-7423

Fax: 972-818-2924 **Detroit** Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Fax: 317-773-5453 Tel: 317-536-2380 **Los Angeles** 

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

**Raleigh, NC** Tel: 919-844-7510

New York, NY Tel: 631-435-6000

**San Jose, CA** Tel: 408-735-9110 Tel: 408-436-4270

**Canada - Toronto** Tel: 905-695-1980 Fax: 905-695-2078

#### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

**China - Beijing** Tel: 86-10-8569-7000

**China - Chengdu** Tel: 86-28-8665-5511

China - Chongqing Tel: 86-23-8980-9588

**China - Dongguan** Tel: 86-769-8702-9880

**China - Guangzhou** Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

**China - Nanjing** Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

**China - Shanghai** Tel: 86-21-3326-8000

**China - Shenyang** Tel: 86-24-2334-2829

**China - Shenzhen** Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

**China - Wuhan** Tel: 86-27-5980-5300

**China - Xian** Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

**China - Zhuhai** Tel: 86-756-3210040

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

**India - Pune** Tel: 91-20-4121-0141

**Japan - Osaka** Tel: 81-6-6152-7160

**Japan - Tokyo** Tel: 81-3-6880- 3770

Korea - Daegu

Tel: 82-53-744-4301 **Korea - Seoul** Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

**Singapore** Tel: 65-6334-8870

**Taiwan - Hsin Chu** Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

**Taiwan - Taipei** Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

#### **EUROPE**

**Austria - Wels** Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

**Denmark - Copenhagen** Tel: 45-4485-5910 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

**Germany - Haan** Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-72400

Germany - Karlsruhe Tel: 49-721-625370

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

**Poland - Warsaw** Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820