# **iCE65™ P-Series Ultra Low-Power mobileFPGA™**

 **Family SiliconBlue** R

## **April 22, 2011 (1.31) Data Sheet**

**High-density, ultra low-power single-chip, SRAM mobileFPGA family specifically designed for hand-held applications and long battery life** 

### **Integrated Phase-Locked Loop (PLL)**

- $\blacklozenge$  Clock multiplication/division for display, serializer/deserializer (SerDes) , and memory interface applications
- **Up to 533 MHz PLL Output**
- **Reprogrammable from a variety of methods and sources** 
	- Self configuration from external, commodity SPI serial Flash PROM
	- ◆ Slave configuration by a processor using SPI-like serial interface in as little as 20 us.
	- Self configuration from embedded, secure Nonvolatile Configuration Memory (NVCM)
		- **o** ideal for volume production
		- **o** superior design security: no exposed data
- **Proven, high-volume 65 nm, low-power CMOS technology**

#### **Flexible programmable logic and programmable interconnect fabric**

- ◆ Over 12K look-up tables (LUT4) and flip-flops
- ◆ Low-power logic and interconnect

### **Filexible I/O pins to simplify system interfaces**

- ◆ Up to 174 programmable I/O pins
- ◆ Four independently-powered I/O banks; support for 3.3V, 2.5V, 1.8V, and 1.5V voltage standards
- LVCMOS, MDDR, LVDS, and SubLVDS I/O standards
- <span id="page-0-1"></span>Figure 1: **iCE65P P-Series Family Architectural Features Programmable Logic Block (PLB)9+ µA at f ≤ 32.768 kHz** (Typical) **45μA at f = 0 kHz** (Typical) **I/O Bank 0** Programmable Interconnect **8 Logic Cells = Programmable Logic Block** = Programmable Logic Block **PLB PLB 4Kbit RAM 4Kbit RAM** 믑 **PLB**<br>BJG<br>PLB<br>PLB **PLB**<br>BJC<br>PLB<br>PLB **PLB PLB PLB PLB 4Kbit RAM rect** Programmable Interconnect Programmable Interconnect ಕ್ಷ **Intercont** Interconr **I/O Bank 3 PLB PLB PLB**  $\frac{a}{b}$ ۹Ľ PLB PLB<br>BLB<br>PLB<br>PLB PLB<br>PLB<br>PLB<br>PLB PLB<br>BLB<br>PLB<br>PLB PLB<br>BLB<br>PLB<br>PLB<br>DLB **I/O Bank 1** rammable Programmable **PLB PLB** RAM P<sub>1</sub>B PLB **PLB** Prog 4Kbit Logic Cells **PLB PLB PLB**  $\frac{a}{b}$ **PLB JTAG PLL NVCM** ᇹ **SP I/O Bank 2 Config Phase-Locked Carry logic Loop Four-input Look-Up Table (LUT4) Nonvolatile Configuration Flip-flop with enable Memory (NVCM) and reset controls**
	- **Plentiful, fast, on-chip 4Kbit RAM blocks**
	- **Low-cost, space-efficient packaging options** 
		- DiePlus™ known-good die (KGD) options available
	- Complete iCEcube<sup>™</sup> development system
		- ◆ Windows<sup>®</sup> and Linux<sup>®</sup> support
		- VHDL and Verilog logic synthesis
		- ◆ Place and route software
		- Design and IP core libraries
		- Low-cost iCEman65P development board

### Table 1: **iCE65P Ultra Low-Power Programmable Logic Family Summary**

<span id="page-0-0"></span>

## **Overview**

The SiliconBlue Technologies iCE65P P-Series programmable logic family is specifically designed to deliver the lowest static and dynamic power consumption of any comparable CPLD or FPGA device. iCE65P FPGAs are designed specifically for cost-sensitive, high-volume applications. iCE65P FPGA are fully user-programmable and can self-configure from a configuration image stored in on-chip, nonvolatile configuration memory (NVCM) or stored in an external commodity SPI serial Flash PROM or downloaded from an external processor over an SPI-like serial port.

The three iCE65P components, highlighted i[n Table 1,](#page-0-0) deliver from approximately 3,500 to 12,000 logic cells and flipflops while consuming a fraction of the power of comparable programmable logic devices. Each iCE65P device includes between 20 or more RAM blocks, each with 4Kbits of storage, for on-chip data storage and data buffering.

As pictured in [Figure 1,](#page-0-1) each iCE65P device consists of five primary architectural elements.

- An array of Programmable Logic Blocks [\(PLBs](#page-2-0))
	- ◆ Each PLB contains eight Logic Cells (LCs); each Logic Cell consists of ...
		- A fast, four-input look-up table (LUT4) capable of implementing any combinational logic function of up to four inputs, regardless of complexity
		- A "D"-type flip-flop with an optional clock-enable and set/reset control
		- Fast carry logic to accelerate arithmetic functions such as adders, subtracters, comparators, and counters.
	- Common clock input with polarity control, clock-enable input, and optional set/reset control input to the PLB is shared among all eight Logic Cells
- Two-port, 4Kbit RAM blocks (RAM4K)
	- ◆ 256x16 default configuration; selectable data width using programmable logic resources
	- Simultaneous read and write access; ideal for FIFO memory and data buffering applications
	- ◆ RAM contents pre-loadable during configuration
- Four I/O banks with independent supply voltage, each with multiple Programmable Input/Output (PIO) blocks
	- LVCMOS I/O standards and LVDS outputs supported in all banks
	- I/O Bank 3 supports additional SSTL, MDDR, LVDS, and SubLVDS I/O standards
- One or more Phase-Locked Loops (PLL)
	- ◆ Very low power
	- Clock multiplication and division
	- ◆ Phase shifting in fixed 90° increments
	- ◆ Static or dynamic phase shifting
- $\blacksquare$  Programmable interconnections between the blocks
	- Flexible connections between all programmable logic functions
	- Eight dedicated low-skew, high-fanout clock distribution networks



## **Packaging Options**

iCE65P components are available in a variety of package options to support specific application requirements. The available options, including the number of available user-programmable I/O pins (PIOs), are listed i[n Table 2.](#page-2-1) Fullytested Known-Good Die (KGD) DiePlus™ are available for die stacking and highly space-conscious applications. All iCE65P devices are provided exclusively in Pb-free, RoHS-compliant packages.

<span id="page-2-1"></span>

#### Table 2: **iCE65P Family Packaging Options, Maximum I/O per Package**

Feature-rich versions of the end application mount a larger iCE65P device on the circuit board. Low-end versions mount a smaller iCE65P device.

## **Ordering Information**

[Figure 2](#page-2-2) describes the iCE65P ordering codes for all packaged components. See the separate DiePlus data sheets when ordering die-based products.

<span id="page-2-2"></span><span id="page-2-0"></span>

iCE65P devices come standard in the higher speed "-T" version.

iCE65P devices are available in two operating temperature ranges, one for typical commercial applications, the other with an extended temperature range for industrial and telecommunications applications. The ordering code also specifies the device package option, as described further in [Table 2.](#page-2-1)

### **Programmable Logic Block (PLB)**

Generally, a logic design for an iCE65P component is created using a high-level hardware description language such as Verilog or VHDL. The SiliconBlue Technologies development software then synthesizes the high-level description into equivalent functions built using the programmable logic resources within each iCE65P device. Both sequential and combinational functions are constructed from an array of Programmable Logic Blocks (PLBs). Each PLB contains eight Logic Cells (LCs), as pictured in [Figure 3,](#page-3-0) and share common control inputs, such as clocks, reset, and enable controls.

PLBs are connected to one another and other logic functions using the rich Programmable Interconnect resources.

## **Logic Cell (LC)**

Each iCE65P device contains thousands of Logic Cells (LCs), as listed in [Table 1.](#page-0-0) Each Logic Cell includes three primary logic elements, shown in [Figure 3.](#page-3-0) 

- A four-input [Look-Up Table \(LUT4\)](#page-3-1) builds any combinational logic function, of any complexity, of up to four inputs. Similarly, the LUT4 element behaves as a 16x1 Read-Only Memory (ROM). Combine and cascade multiple LUT4s to create wider logic functions.
- A "D"[-style Flip-Flop \(DFF\),](#page-3-2) with an optional clock-enable and reset control input, builds sequential logic functions. Each DFF also connects to a global reset signal that is automatically asserted immediately following device configuration.
- **Example 2** [Carry Logic](#page-5-0) boosts the logic efficiency and performance of arithmetic functions, including adders, subtracters, comparators, binary counters and some wide, cascaded logic functions.

The output from a Logic Cell is available to all inputs to all eight Logic Cells within the Programmable Logic Block. Similarly, the Logic Cell output feeds into the **Error! Reference source not found.** fabric to connect to other eatures on the iCE65P device.

#### <span id="page-3-1"></span>**Look-Up Table (LUT4)**

The four-input Look-Up Table (LUT4) function implements any and all combinational logic functions, regardless of complexity, of between zero and four inputs. Zero-input functions include "High" (1) and "Low" (0). The LUT4 function has four inputs, labeled I0, I1, I2, and I3. Three of the four inputs are shared with the [Carry Logic](#page-5-0) function, as shown in [Figure 3.](#page-3-0) The bottom-most LUT4 input connects either to the I3 input or to the Carry Logic output from the previous Logic Cell.

The output from the LUT4 function connects to the flip-flop within the same Logic Cell. The LUT4 output or the flip-flop output then connects to the programmable interconnect.

For detailed LUT4 internal timing, se[e Table 57.](#page-76-0) 

#### <span id="page-3-2"></span>**'D'-style Flip-Flop (DFF)**

<span id="page-3-0"></span>The "D"-style flip-flop (DFF) optionally stores state information for the application.



## Figure 3: **Programmable Logic Block and Logic Cell**

The flip-flop has a data input, "D", and a data output, "Q". Additionally, each flip-flop has up to three control signals that are shared among all flip-flops in all Logic Cells within the PLB, as shown in [Figure 3.](#page-3-0) [Table 3](#page-4-0) describes the behavior of the flip-flop based on inputs and upon the specific DFF design primitive used or synthesized.

<span id="page-4-0"></span>

## Table 3: **'D'-Style Flip-Flop Behavior**

X = don't care,  $\uparrow$  = rising clock edge (default polarity),  $1^*$  = High or unused,  $0^*$  = Low or unused

The CLK clock signal is not optional and is shared among all flip-flops in a Programmable Logic Block. By default, flip-flops are clocked by the rising edge of the PLB clock input, although the clock polarity can be inverted for all the flip-flops in the PLB.

The CLK input optionally connects to one of the following clock sources.

- The output from any one of the eight [Global Buffers,](#page-16-0) or
- $\blacksquare$  A connection from the general-purpose interconnect fabric

The EN clock-enable signal is common to all Logic Cells in a Programmable Logic Block. If the enable signal is not used, then the flip-flop is always enabled. This condition is indicated as "1\*" in [Table 3.](#page-4-0) The asterisk indicates that this is the default state if the control signal is not connected in the application.

Similarly, the SR set/reset signal is common to all Logic Cells in a Programmable Logic Block. If not used, then the flip-flop is never set/reset, except when cleared immediately after configuration or by the Global Reset signal. This condition is indicated as "0\*" in [Table 3.](#page-4-0) The asterisk indicates that this is the default state if the control signal is not connected in the application.

Each flip-flop has an additional control that defines its set or reset behavior. As defined in the configuration image, the control defines whether the set or reset operation is synchronized to the active CLK clock edge or whether it is completely asynchronous.

- $\blacksquare$  The SB DFFR and SB DFFS primitives are asynchronously controlled, solely by the SR input. If the SR input is High, then an SB\_DFFR primitive is asynchronously reset and an SB\_DFFS primitive is asynchronously set.
- The SB DFFSR and SB DFFRSS primitives are synchronously controlled by both the SR input and the clock input. If the SR input is High at a rising edge of the clock input, then an SB\_DFFSR primitive is synchronously reset and an SB\_DFFSS primitive is synchronously set.

The LUT4 output or the flip-flop output then connects to the programmable interconnect.

Because of the shared control signals, the design software can pack flip-flops with common control inputs into a single PLB block, as described by [Table 4.](#page-5-1) There are eight total packing options.

<span id="page-5-1"></span>

For detailed flip-flop internal timing, see [Table 57.](#page-76-0)

## <span id="page-5-0"></span>**Carry Logic**

The dedicated Carry Logic within each Logic Cell primarily accelerates and improves the efficiency of arithmetic logic such as adders, accumulators, subtracters, incrementers, decrementers, counters, ALUs, and comparators. The Carry Logic also supports wide combinational logic functions.

$$
COUNT = I1 \bullet I2 + CIN \bullet I1 + CIN \bullet I2
$$
 [Equation 1]

Equation 1 and [Figure 4 d](#page-6-0)escribe the Carry Logic structure within a Logic Cell. The Carry Logic shares inputs with the associated Look-Up Table (LUT4). The LUT4"s I1 and I2 inputs directly feed the Carry Logic; inputs I0 and I3 do not. A signal cascades between Logic Cells within the Programmable Logic Block. The carry input from the previous adjacent Logic Cell optionally provides an alternate input to the LUT4 function, supplanting the I3 input.

### **Low-Power Disable**

To save power and prevent unnecessary signal switching, the Carry Logic function within a Logic Cell is disabled if not used. The output of a Logic Cell"s Carry Logic is forced High.

### **PLB Carry Input and Carry Output Connections**

As shown in [Figure 4,](#page-6-0) each Programmable Logic Block has a carry input signal that can be initialized High, Low, or come from the carry output signal from PLB immediately below.

Similarly, the Carry Logic output from the Programmable Logic Block connects to the PLB immediately above, which allows the Carry Logic to span across multiple PLBs in a column. As shown i[n Figure 5,](#page-7-0) the Carry Logic chain can be tapped mid-way through a chain or a PLB by feeding the value through a LUT4 function.

## **Adder Example**

[Figure 5](#page-7-0) shows an example design that uses the Carry Logic. The example is a 2-bit adder, which can be expanded into an adder of arbitrary size. The LUT4 function within a Logic Cell is programmed to calculate the sum of the two input values and the carry input,  $A[i] + B[i] + CARRYIN[i-1] = SUM[i].$ 

The Carry Logic generates the carry value to feed the next bit in the adder. The calculated carry value replaces the I3 input to the next LUT4 in the upper Logic Cell.

If required by the application, the carry output from the final stage of the adder is available by passing it through the final LUT4.





### Figure 4: **Carry Logic Structure within a Logic Cell and between PLBs**

<span id="page-6-0"></span>

### **Implementing Subtracters, Decrementers**

<span id="page-7-0"></span>As mentioned earlier, the Carry Logic generates a High output whenever the sum of  $I1 + I2 + CARY_IN$ generates a carry. The Carry Logic does not specifically have a subtract mode. To implement a subtract function or decrement function, logically invert either the I1 or I2 input and invert the initial carry input. This performs a 2s complement subtract operation.



## **Programmable Input/Output Block (PIO)**

Programmable Input/Output (PIO) blocks surround the periphery of the device and connect external components to the Programmable Logic Blocks (PLBs) and RAM4K blocks via programmable interconnect. Individual PIO pins are grouped into one of four I/O banks, as shown in [Figure 6.](#page-8-0) I/O Bank 3 has additional capabilities, including LVDS differential I/O and the ability to interface to Mobile DDR memories.

<span id="page-8-0"></span>[Figure 6](#page-8-0) also shows the logic within a PIO pin. When used in an application, a PIO pin becomes a signal input, an output, or a bidirectional I/O pin with a separate direction control input.



## Figure 6: **Programmable Input/Output (PIO) Pin**

#### **I/O Banks**

PIO blocks are organized into four separate I/O banks, each with its own voltage supply input, as shown in [Table 5.](#page-8-1) The voltage applied to the VCCIO pin on a bank defines the I/O standard used within the bank. [Table 53](#page-73-0) and [Table](#page-73-1)  [54](#page-73-1) describe the I/O drive capabilities and switching thresholds by I/O standard. I/O Bank 3, along the left edge of the die, is different than the others and supports specialized I/O standards.

Because each I/O bank has its own voltage supply, iCE65P components become the ideal bridging device between different interface standards. For example, the iCE65P device allows a 1.8V-only processor to interface cleanly with a 3.3V bus interface. The iCE65P device replaces external voltage translators.

<span id="page-8-1"></span>

### Table 5: **Supported Voltages by I/O Bank**

If not connected to an external SPI PROM, the four pins associated with the [SPI Master Configuration Interface](#page-33-0) can be used as PIO pins, supplied by the SPI VCC input, essentially forming a fifth "mini" I/O bank. If using an SPI Flash PROM, then connect SPI\_VCC to 3.3V.

**SiliconBlue**

[Table 6](#page-9-0) highlights the available I/O standards when using an iCE65P device, indicating the drive current options, and in which bank(s) the standard is supported. I/O Banks 0, 1, 2 and SPI interface support the same standards. [I/O](#page-9-1)  [Bank 3](#page-9-1) has additional capabilities, including support for MDDR memory standards and LVDS differential I/O.

<span id="page-9-0"></span>

#### Table 6: **I/O Standards for I/O Banks 0, 1, 2 and SPI Interface Bank**

## <span id="page-9-1"></span>**I/O Bank 3**

I/O Bank 3, located along the left edge of the die, has additional special I/O capabilities to support memory components and differential I/O signaling (LVDS). [Table 7](#page-9-2) lists the various I/O standards supported by I/O Bank 3. The SSTL2 and SSTL18 I/O standards require the VREF voltage reference input pin which is only available on the CB284 package. Also see [Table 54](#page-73-1) for electrical characteristics.

<span id="page-9-2"></span>



[Table 8 l](#page-10-0)ists the I/O standards that can co-exist in I/O Bank 3, depending on the VCCIO 3 voltage.

<span id="page-10-0"></span>

#### **Programmable Output Drive Strength**

Each PIO in I/O Bank 3 offers programmable output drive strength, as listed in [Table 8.](#page-10-0) For the LVCMOS and MDDR I/O standards, the output driver has settings for static drive currents ranging from 2 mA to 16 mA output drive current, depending on the I/O standard and supply voltage.

The SSTL18 and SSTL2 I/O standards offer full- and half-strength drive current options

#### **Differential Inputs and Outputs**

All PIO pins support "single-ended" I/O standards, such as LVCMOS. However, iCE65P FPGAs also support differential I/O standards where a single data value is represented by two complementary signals transmitted or received using a pair of PIO pins. The PIO pins in I/O Bank 3 support Low-Voltage Differential Swing (LVDS) and SubLVDS inputs as shown in [Figure 7.](#page-11-0) Differential outputs are available in all four I/O banks.

#### **Differential Inputs Only on I/O Bank 3**

Differential receivers are required for popular applications such as LVDS and LVPECL clock inputs, camera interfaces, and for various telecommunications standards.

Specific pairs of PIO pins in I/O Bank 3 form a differential input. Each pair consists of a DPxxA and DPxxB pin, where "xx" represents the pair number. The DPxxB receives the true version of the signal while the DPxxA receives the complement of the signal. Typically, the resulting signal pair is routed on the printed circuit board (PCB) with matched 50 $\Omega$  signal impedance. The differential signaling, the low voltage swing, and the matched signal routing are ideal for communicating very-high frequency signals. Differential signals are generally also more tolerant of system noise and generate little EMI themselves.

The LVDS input circuitry requires 2.5V on the VCCIO 3 voltage supply. Similarly, the SubLVDS input circuitry requires 1.8V on the VCCIO 3 voltage supply. For electrical specifications, see "[Differential Inputs](#page-74-0)" on page 75.

Each differential input pair requires an external 100  $\Omega$  termination resistor, as shown in [Figure 7.](#page-11-0)

The PIO pins that make up a differential input pair are indicated with a blue bounding box in the footprint diagrams and in the pinout tables.

<span id="page-11-0"></span>

### **Differential Outputs in Any Bank**

<span id="page-11-1"></span>Differential outputs are built using a pair of single-ended PIO pins as shown in [Figure 8.](#page-11-1) Each differential I/O pair requires a three-resistor termination network to adjust output characteristic to match those for the specific differential I/O standard. The output characteristics depend on the values of the parallel resistors (RP) and series resistor (RS). Differential outputs must be located in the same I/O tile.



For electrical characteristics, see "[Differential Outputs](#page-74-1)" on page [75.](#page-74-1) 

The PIO pins that make up a differential output pair are indicated with a blue bounding box in the in the tables in "[Die Cross Reference](#page-66-0)" starting on page [67.](#page-66-0)



#### **Input Signal Path**

As shown in [Figure 6,](#page-8-0) a signal from a package pin optionally feeds directly into the device, or is held in an input register. The input signal connects to the programmable interconnect resources through the IN signal. [Table 9](#page-12-0)  describes the input behavior, assuming that the output path is not used or if a bidirectional I/O, that the output driver is in its high-impedance state (Hi-Z). [Table 9](#page-12-0) also indicates the effect of the Power-Saving I/O Bank iCEgate [Latch](#page-12-1) and the [Input Pull-Up Resistors on I/O Banks 0, 1, and 2.](#page-13-0)

See [Input and Output Register Control per PIO Pair](#page-13-1) for information about the registered input path.

#### <span id="page-12-1"></span>**Power-Saving I/O Bank iCEgate Latch**

<span id="page-12-2"></span>To save power, the optional iCEgate latch can selectively freeze the state of individual, non-registered inputs within an I/O bank. Registered inputs are effectively frozen by their associated clock or clock-enable control. As shown in [Figure 9,](#page-12-2) the iCEgate HOLD control signal captures the external value from the associated asynchronous input. The HOLD signal prevents switching activity on the PIO pad from affecting internal logic or programmable interconnect. Minimum power consumption occurs when there is no switching. However, individual pins within the I/O bank can bypass the iCEgate latch and directly feed into the programmable interconnect, remaining active during lowpower operation. This behavior is described in [Table 9.](#page-12-0) The decision on which asynchronous inputs use the iCEgate feature and which inputs bypass it is determined during system design. In other words, the iCEgate function is part of the source design used to create the iCE65P configuration image.



#### Table 9: **PIO Non-Registered Input Operations**

<span id="page-12-0"></span>

There are four iCEgate HOLD controls, one per each I/O bank. The iCEgate HOLD control input originates within the interconnect fabric, near the middle of the I/O edge. Consequently, the HOLD signal is optionally controlled externally through a PIO pin or from other logic within the iCE65P device.

**i** For best possible performance, the global buffer inputs (GBIN[7:-0]) connect directly to the their associated global buffers (GBUF[7:0]), bypassing the PIO logic and iCEgate circuitry as shown in [Figure 6.](#page-8-0) Consequently, the direct GBIN-to-GBUF connection cannot be blocked by the iCEgate circuitry. However, it is possible to use iCEgate to block PIO-to-GBUF clock connections.

For additional information on using the iCEgate feature, please refer to the following application note.

**AN002: Using iCEgate Blocking for Ultra-Low Power**  [www.siliconbluetech.com/media/AN2iCEGATErev1.1.pdf](http://www.siliconbluetech.com/media/AN2iCEGATErev1.1.pdf)

## <span id="page-13-0"></span>**Input Pull-Up Resistors on I/O Banks 0, 1, and 2**

The PIO pins in I/O Banks 0, 1, and 2 have an optional input pull-up resistor. Pull-up resistors are not provided in I/O Bank 3.

During the iCE65P configuration process, the input pull-up resistor is unconditionally enabled and pulls the input to within a diode drop of the associated I/O bank supply voltage (VCCIO  $#$ ). This prevents any signals from floating on the circuit board during configuration.

After iCE65P configuration is complete, the input pull-up resistor is optional, defined by a configuration bit. The pull-up resistor is also useful to tie off unused PIO pins. The SiliconBlue iCEcube development software defines all unused PIO pins in I/O Banks 0, 1 and 2 as inputs with the pull-up resistor turned on.

The pull-up resistor value depends on the VCCIO voltage applied to the bank, as shown i[n Table 52.](#page-73-2)

## **No Input Pull-up Resistors on I/O Bank 3**

The PIO pins associated with I/O Bank 3 do not have an internal pull-up resistor. To minimize power consumption, tie unused PIO pins in Bank 3 to a known logic level or drive them as a disabled high-impedance output.

## **Input Hysteresis**

Inputs typically have about 50 mV of hysteresis, as indicated in [Table 52.](#page-73-2)

## **Output and Output Enable Signal Path**

As shown in [Figure 6,](#page-8-0) a signal from programmable interconnect feeds the OUT signal on a Programmable I/O pad. This output connects either directly to the associated package pin or is held in an optional output flip-flop. Because all flip-flops are automatically reset after configuration, the output from the output flip-flop can be optionally inverted so that an active-Low output signal is held in the disabled (High) state immediately after configuration.

Similarly, each Programmable I/O pin has an output enable or three-state control called OE. When OE = High, the OUT output signal drives the associated pad, as described in [Table 10.](#page-13-2) When OE = Low, the output driver is in the high-impedance (Hi-Z) state. The OE output enable control signal itself connects either directly to the output buffer or is held in an optional register. The output buffer is optionally permanently enabled or permanently disabled, either to unconditionally drive output signals, or to allow input-only signals.

## Table 10: **PIO Output Operations (non-registered operation, no inversions)**

<span id="page-13-2"></span>

 $X =$  don't care,  $1^* =$  High or unused, Hi-Z = high-impedance, three-stated, floating.

See [Input and Output Register Control per PIO Pair](#page-13-1) for information about the registered input path.

## <span id="page-13-1"></span>**Input and Output Register Control per PIO Pair**

PIO pins are grouped into pairs for synchronous control. Registers within pairs of PIO pins share common input clock, output clock, and I/O clock enable control signals, as illustrated in [Figure 10.](#page-14-0) The combinational logic paths are removed from the drawing for clarity.

The INCLK clock signal only controls the input flip-flops within the PIO pair.

The OUTCLK clock signal controls the output flip-flops and the output-enable flip-flops within the PIO pair.

If desired in the iCE65P application, the INCLK and OUTCLK signals can be connected together using **Error! eference source not found.**.

The IOENA clock-enable input, if used, enables all registers in the PIO pair, as shown in [Figure 10.](#page-14-0) By default, the registers are always enabled.



Before laying out your printed-circuit board, run the design through the iCEcube development software to verify that your selected pinout complies with these I/O register pairing requirements. See tables in "[Die](#page-66-0)  [Cross Reference](#page-66-0)" starting on page [67.](#page-66-0)

<span id="page-14-0"></span>Figure 10: **PIO Pairs Share Clock and Clock Enable Controls (only registered paths shown for clarity)** 



 $\Box$  = Statically defined by configuration program

The pairing of PIO pairs is most evident in the tables in "[Die Cross Reference](#page-66-0)" starting on page [67.](#page-66-0)

### **Double Data Rate (DDR) Flip-Flops**

Each individual PIO pin optionally has two sets of double data rate (DDR) flip-flops; one input pair and one output pair. [Figure 11](#page-15-0) demonstrates the functionality of the output DDR flip-flop. Two signals from within the iCE65P device drive the DDR output flip-flop. The D\_OUT\_0 signal is clocked by the rising edge of the OUTCLK signal while the D\_OUT\_1 signal is clocked by the falling edge of the OUTCLK signal, assuming no optional clock polarity inversion. Internally, the two individual flip-flops are multiplexed together before the data appears at the pad, effectively doubling the output data rate.

<span id="page-15-0"></span>

<span id="page-15-1"></span>Similarly, [Figure 12](#page-15-1) demonstrates the DDR input flip-flop functionality. A double data rate (DDR) signal arrives at the pad. Internally, one value is clocked by the rising edge of the INCLK signal and another value is clocked by the falling edge of the INCLK signal. The DDR data stream is effectively de-multiplexed within the PIO pin and presented to the programmable interconnect on D\_IN\_0 and D\_IN\_1.



The DDR flip-flops provide several design advantages. Internally within the iCE65P device, the clock frequency is half the effective external data rate. The lower clock frequency eases internal timing, doubling the clock period, and slashes the clock-related power in half.

#### <span id="page-16-0"></span>**Global Routing Resources**

#### **Global Buffers**

Each iCE65P component has eight global buffer routing connections, illustrated i[n Figure 13.](#page-16-1)

There are eight high-drive buffers, connected to the eight low-skew, global lines. These lines are designed primarily for clock distribution but are also useful for other high-fanout signals such as set/reset and enable signals. The global buffers originate either from the Global Buffer Inputs (GBINx) or from programmable interconnect. The associated GBINx pin represents the best pin to drive a global buffer from an external source. However, the application with an iCE65P FPGA can also drive a global buffer via any other PIO pin or from internal logic using the programmable interconnect.

<span id="page-16-1"></span>If not used in an application, individual global buffers are turned off to save power.





[Table 11](#page-16-2) lists the connections between a specific global buffer and the inputs on a Programmable Logic Block (PLB). All global buffers optionally connect to all clock inputs. Any four of the eight global buffers can drive logic inputs to a PLB. Even-numbered global buffers optionally drive the Reset input to a PLB. Similarly, odd-numbered buffers optionally drive the PLB clock-enable input.

<span id="page-16-2"></span>

[Table 12](#page-17-0) and [Table 13](#page-17-1) list the connections between a specific global buffer and the inputs on a Programmable I/O (PIO) pair. Although there is no direct connection between a global buffer and a PIO output, such a connection is possible by first connecting through a PLB LUT4 function. Again, all global buffers optionally drive all clock inputs. However, even-numbered global buffers optionally drive the clock-enable input on a PIO pair.

<span id="page-17-0"></span>

## Table 12: **iCE65P04: Global Buffer (GBUF) Connections to Programmable I/O (PIO) Pair**

## Table 13: **iCE64L08: Global Buffer (GBUF) Connections to Programmable I/O (PIO) Pair**

<span id="page-17-1"></span>

## **Global Buffer Inputs**

The iCE65P component has eight specialized GBIN/PIO pins that are optionally direct inputs to the global buffers, offering the best overall clock characteristics. As shown in [Figure 14,](#page-18-0) each GBIN/PIO pin is a full-featured I/O pin but also provides a direct connection to its associated global buffer. The direct connection to the global buffer bypasses the iCEgate input-blocking latch and other PIO input logic. These special PIO pins are allocated two to an I/O Bank, a total of eight. These pins are labeled GBIN0 through GBIN7, as shown i[n Figure 13](#page-16-1) and the pin locations for each GBIN input appear in [Table 14.](#page-18-1)

<span id="page-18-1"></span>

#### Table 14: **Global Buffer Input Ball Number by Package**



<span id="page-18-0"></span>

#### **Differential Global Buffer Input**

<span id="page-18-2"></span>All eight global buffer inputs support single-ended I/O standards such as LVCMOS. Global buffer GBUF7 in I/O Bank 3 also provides an optional direct SubLVDS, LVDS, or LVPECL differential clock input, as shown in [Figure 15.](#page-18-2) The GBIN7 and its associated differential I/O pad accept a differential clock signal. A 100  $\Omega$  termination resistor is required across the two pads. Optionally, swap the outputs from the LVDS or LVPECL clock driver to invert the clock as it enters the iCE65P device.



[Table 15](#page-19-0) lists the pin or ball numbers for the differential global buffer input by package style. Although this differential input is the only one that connects directly to a global buffer, other differential inputs can connect to a global buffer using general-purpose interconnect, with slightly more signal delay.

<span id="page-19-0"></span>

#### Table 15: **Differential Global Buffer Input Ball Number by Package**

### **Automatic Global Buffer Insertion, Manual Insertion**

The iCEcube development software automatically assigns high-fanout signals to a global buffer. However, to manual insert a global buffer input/global buffer (GBIN/GBUF) combination, use the SB\_IO\_GB primitive. To insert just a global buffer (GBUF), use the SB\_GB primitive.

#### **Global Hi-Z Control**

The global high-impedance control signal, GHIZ, connects to all I/O pins on the iCE65P device. This GHIZ signal is automatically asserted throughout the configuration process, forcing all user-I/O pins into their high-impedance state. Similarly, the PIO pins can be forced into their high-impedance state via the JTAG controller.

#### **Global Reset Control**

The global reset control signal connects to all PLB and PIO flip-flops on the iCE65P device. The global reset signal is automatically asserted throughout the configuration process, forcing all flip-flops to their defined wake-up state. For PLB flip-flops, the wake-up state is always reset, regardless of the PLB flip-flop primitive used in the application. See [Table 3 f](#page-4-0)or more information.

The PIO flip-flops are always reset during configuration, although the output flip-flop can be inverted before leaving the iCE65P device, as shown i[n Figure 10.](#page-14-0)

### **Phase-Locked Loop (PLL)**

<span id="page-19-1"></span>To support a variety of display, imager, and memory interface applications, the iCE65P FPGA family includes an ultra-low power Phase Locked Loop (PLL), as shown in [Figure 16.](#page-19-1) The iCEcube development software provides three PLL macro variants, depending on whether the clock originates inside the FPGA or from an external source, and whether only the PLL output connects to a global buffer, or whether both the PLL output and the clock input pad, as described i[n Table 16.](#page-20-0)





<span id="page-20-0"></span>

The PLL provides the following functions for the iCE65P application.

- Generates a new output clock frequency
	- ◆ Clock multiplication
	- ◆ Clock division
	- Clock scaling to maximize performance or to minimize power consumption
- De-skews or phase-aligns an output clock to the input reference clock.
	- ◆ Faster input setup time
	- ◆ Faster clock-to-output time
- Corrects output clock to have nearly a 50% duty cycle, which is important for Double Data Rate (DDR) applications.
- Optionally phase shifts the output clock relative to the input reference clock.
	- Optimal data sampling within the available bit period
	- ◆ Fixed quadrant phase shifting at  $0^{\circ}$ ,  $90^{\circ}$ ,  $180^{\circ}$ , and  $270^{\circ}$ .
	- Optional fine delay adjustments of up to 2.5 ns (nominal) in 165 ps increments (nominal).

#### **Signals**

[Table 17](#page-20-1) lists the signal names, direction, and function of each connection to the PLL. Some of the signals have an associated attribute or property, listed in [Table 18.](#page-21-0)

<span id="page-20-2"></span><span id="page-20-1"></span>

#### Table 17: **PLL Signals**

## **Attributes/Properties**

[Table 18](#page-21-0) lists the attributes or properties associated with the PLL and the allowable settings for each attribute..

<span id="page-21-0"></span>

## <span id="page-21-1"></span>**Clock Input Requirements**

For proper operation, the PLL requires ...

- A stable monotonic (single frequency) reference clock input.
- $\blacksquare$  The reference clock input must be within the input clock frequency range,  $F_{REF}$ , specified i[n Table 60.](#page-79-0)
- The reference clock must have a duty cycle that meets the requirement specified i[n Table 60.](#page-79-0)
- The jitter on the reference input clock must not exceed the limits specified in [Table 60.](#page-79-0)

### **PLL Output Requirements**

The PLL output clock, PLLOUT requires the following restrictions.

- The PLLOUT output frequency must be within the limits specified i[n Table 60.](#page-79-0)
- The PLLOUT output is not valid or stable until the PLL's LOCK output remains High.



#### **Voltage Controlled Oscillator Supply Inputs**

The phase-locked loop (PLL) uses separate analog supply inputs for the voltage-controlled oscillator (VCO).



#### **Clock Multiplication and Division**

The PLL optionally multiplies and/or divides the input reference clock to generate a PLLOUT output clock of another frequency. The output frequency depends on the frequency of the REFERENCLK input clock and the settings for the DIVR, DIVF, DIVQ, RANGE, and FEEDBACK\_PATH attribute settings, as indicated i[n Figure 17.](#page-22-2)

<span id="page-22-2"></span>

The PLL"s phase detector and Voltage Controlled Oscillator (VCO) synthesize a new output clock frequency based on the attribute settings. The VCO is an analog circuit and has independent voltage supply and ground connections labeled PLLVCC and PLLGND.

The simplest method to determine the optimal settings for a specific application is to use the Frequency Synthesis Spreadsheet

#### **PLLOUT Frequency for All Modes Except FEEDBACK\_PATH = SIMPLE**

For all the FEEDBACK\_PATH modes, except SIMPLE, the PLLOUT frequency is the result of [Equation 2.](#page-22-0)

<span id="page-22-0"></span>
$$
F_{\text{PLOUT}} = \frac{F_{\text{REFERENCES}} \cdot (DIVF + 1)}{DIVR + 1}
$$
 [Equation 2]

#### **PLLOUT Frequency for FEEDBACK\_PATH = SIMPLE**

If the SIMPLE feedback mode, the PLL feedback signal taps directly from the output of the VCO, before the final divider stage. Consequently, the PLL output frequency has an additions divider step, DIVQ, contributed by the final divider step as shown in [Equation 3.](#page-22-1) (DIVF, DIVQ and DIVR are binary)

<span id="page-22-1"></span>
$$
F_{\text{PLOUT}} = \frac{F_{\text{REFERENCES}} \cdot (DIVF + 1)}{2^{(DIVQ)} \cdot (DIVR + 1)}
$$
 [Equation 3]

#### <span id="page-22-3"></span>**Fixed Quadrant Phase Shift**

The PLL optional phase feature shifts the PLLOUT output by a specified quadrant or quarter clock cycle as shown in [Figure 18](#page-23-0) and [Table 20.](#page-23-1) The quadrant phase shift option is only available when the FEEDBACK\_PATH attribute is set to PHASE\_AND\_DELAY.

<span id="page-23-1"></span>



<span id="page-23-0"></span>

Unlike the [Fine Delay Adjustment,](#page-23-2) the quadrant phase shifter always shifts by a fixed phase angle. The resulting phase shift, measured in delay, depends on the clock period and the PLLOUT\_PHASE phase shift setting, as shown in [Equation 4.](#page-23-3)

<span id="page-23-3"></span>
$$
Delay = \frac{Phase\_Shift}{360^{\circ}} \cdot Clock\_Period
$$
 [Equation 4]

### <span id="page-23-2"></span>**Fine Delay Adjustment**

As shown in [Figure 19,](#page-24-0) the PLL provides an optional fine delay adjustment that controls the delay of the PLLOUT output relative to the input reference clock, to an external feedback signal, or relative to the selected quadrant phase shifted clock. The delay is adjusted by selecting one or more of the 16 delay taps. Each tap is approximately 165 ps.

The fine delay adjustment option is available when the FEEDBACK\_PATH attribute is set to DELAY, PHASE AND DELAY, or EXTERNAL, as shown i[n Figure 19](#page-24-0) and Figure 17.

<span id="page-24-0"></span>

## **Fine Adjustment Control**

The number of delay taps is controlled either statically using the FIXED\_DELAY\_ADJUSTMENT option or dynamically by the application using the PLL's DYNAMIC\_DELAY[3:0] inputs, as described in Table 21.

<span id="page-24-1"></span>

## **Fine Adjustment Delay**

The resulting nominal fine adjustment delay value is shown in [Equation 5,](#page-24-2) where **n** is either the value of the FIXED DELAY ADJUSTMENT attribute setting or the dynamic binary value presented on the DYNAMIC\_DELAY[3:0] inputs. The actual delay varies slightly due to the slight differences in the delay tap buffer delay.

**Fire Delay Adjustument** (*nominal*) = (
$$
n + 1
$$
) • 165 ps [Equation 5]

### **Phase Angle Equivalent**

The fine delay adjustment feature always injects an actual delay value, not a fixed phase angle like the [Fixed](#page-22-3)  [Quadrant Phase Shift](#page-22-3) feature. Use [Equation 6](#page-24-3) to convert the fine adjustment delay to a resulting phase angle.

<span id="page-24-3"></span><span id="page-24-2"></span>
$$
Phase\_Shift = \frac{Fire\_Delay\_Adjustment}{Clock\_Period} \cdot 360^{\circ}
$$
 [Equation 6]

#### **Low Power Mode**

The phase-lock loop (PLL) has low operating power by default. The PLL can be dynamically disabled to further reduce power. The low-power mode must first be enabled by setting the [ENABLE\\_ICEGATE](#page-21-1) attribute to '1'. Once enabled, use the [LATCHINPUTVALUE](#page-20-2) to control the PLL"s operation, as shown in [Table 22.](#page-24-4) The PLL must reacquire the input clock and LOCK when LATCHINPUTVALUE returns from '1' to '0', external feedback is used and path goes out into the fabric.

<span id="page-24-4"></span>

### Table 22: **PLL LATCHINPUTVALUE Control**

## **RAM**

<span id="page-25-1"></span>Each iCE65P device includes multiple high-speed synchronous RAM blocks (RAM4K), each 4Kbit in size. As shown in [Table 23](#page-25-0) a single iCE65P integrates between 16 to 96 such blocks. Each RAM4K block is generically a 256 word deep by 16-bit wide, two-port register file, as illustrated in [Figure 20.](#page-25-1) The input and output connections, to and from a RAM4K block, feed into the programmable interconnect resources.



Table 23: **RAM4K Blocks per Device** 

<span id="page-25-0"></span>

Using programmable logic resources, a RAM4K block implements a variety of logic functions, each with configurable input and output data width.

- Random-access memory (RAM)
	- ◆ Single-port RAM with a common address, enable, and clock control lines
	- Two-port RAM with separate read and write control lines, address inputs, and enable
- Register file and scratchpad RAM
- First-In, First-Out (FIFO) memory for data buffering applications
- Circuit buffer
- A 256-deep by 16-wide ROM with registered outputs, contents loaded during configuration
	- ◆ Sixteen different 8-input look-up tables
	- ◆ Function or waveform tables such as sine, cosine, etc.
	- ◆ Correlators or pattern matching operations
- **Counters**, sequencers

As pictured in [Figure 20,](#page-25-1) a RAM4K block has separate write and read ports, each with independent control signals. [Table 24](#page-26-0) lists the signals for both ports. Additionally, the write port has an active-Low bit-line write-enable control; optionally mask write operations on individual bits. By default, input and output data is 16 bits wide, although the data width is configurable using programmable logic and, if needed, multiple RAM4K blocks.

The WCLK and RCLK inputs optionally connect to one of the following clock sources.

- ◆ The output from any one of the eigh[t Global Buffers,](#page-16-0) or
- A connection from the general-purpose interconnect fabric



The data contents of the RAM4K block are optionally pre-loaded during iCE65P device configuration. If the RAM4K blocks are not pre-loaded during configuration, then the resulting configuration bitstream image is smaller. However, if an uninitialized RAM4K block is used in the application, then the application must initialize the RAM contents to guarantee the data value.

See [Table 59](#page-78-0) for detailed timing information.

#### **Signals**

[Table 24 l](#page-26-0)ists the signal names, direction, and function of each connection to the RAM4K block. See also [Figure 20.](#page-25-1) 

<span id="page-26-0"></span>

#### Table 24: **RAM4K Block RAM Signals**

### **Write Operations**

<span id="page-26-1"></span>[Figure 21](#page-26-1) shows the logic involved in writing a data bit to a RAM location. [Table 25](#page-27-0) describes various write operations for a RAM4K block. By default, all RAM4K write operations are synchronized to the rising edge of WCLK although the clock is invertible as shown in [Figure 21.](#page-26-1)



When the WCLKE signal is Low, the clock to the RAM4K block is disabled, keeping the RAM in its lowest power mode.

<span id="page-27-0"></span>

To write data into the RAM4K block, perform the following operations.

- Supply a valid address on the WADDR[7:0] address input port
- ◆ Supply valid data on the WDATA[15:0] data input port
- To write or mask selected data bits, set the associated MASK input port accordingly. For example, write operations on data bit D[i] are controlled by the associated MASK[i] input.
	- MASK[i] = 0: Write operations are enabled for data line WDATA[i]
	- MASK[i] = 1: Mask write operations are disabled for data line WDATA[i]
- ◆ Enable the RAM4K write port (WE = 1)
- ◆ Enable the RAM4K write clock (WCLKE = 1)
- ◆ Apply a rising clock edge on WCLK (assuming that the clock is not inverted)

## **Read Operations**

<span id="page-27-1"></span>[Figure 22](#page-27-1) shows the logic involved in reading a location from RAM. [Table 26](#page-28-0) describes various read operations for a RAM4K block. By default, all RAM4K read operations are synchronized to the rising edge of RCLK although the clock is invertible as shown in [Figure 22.](#page-27-1) 







To read data from the RAM4K block, perform the following operations.

- ◆ Supply a valid address on the RADDR[7:0] address input port
- ◆ Enable the RAM4K read port (RE = 1)
- ◆ Enable the RAM4K read clock (RCLKE = 1)
- ◆ Apply a rising clock edge on RCLK
- After the clock edge, the RAM contents located at the specified address (RADDR) appear on the RDATA output port

### **Read Data Register Undefined Immediately after Configuration**

Unlike the flip-flops in the Programmable Logic Blocks and Programmable I/O pins, the RDATA[15:0] read data output register is not automatically reset after configuration. Consequently, immediately following configuration and before the first valid Read Data operation, the initial RDATA[15:0] read value is undefined.

#### **Pre-loading RAM Data**

<span id="page-28-0"></span>

The data contents for a RAM4K block can be optionally pre-loaded during iCE65P configuration. If not pre-loaded during configuration, then the RAM contents must be initialized by the iCE65P application before the RAM contents are valid.

Pre-loading the RAM data in the configuration bitstream increases the size of the configuration image accordingly.

#### **RAM Contents Preserved during Configuration**

RAM contents are preserved (write protected) during configuration, assuming that voltage supplies are maintained throughout. Consequently, data can be passed between multiple iCE65P configurations by leaving it in a RAM4K block and then skipping pre-loading during the subsequent reconfiguration. See "[Cold Boot Configuration Option](#page-36-0)" and "[Warm Boot Configuration Option](#page-37-0)" for more information.

#### **Low-Power Setting**

To place a RAM4K block in its lowest power mode, keep WCLKE = 0 and RCLKE = 0. In other words, when not actively using a RAM4K block, disable the clock inputs.

## **Device Configuration**

As described in [Table 27,](#page-29-0) iCE65P components are configured for a specific application by loading a binary configuration bitstream image, generated by the SiliconBlue development system. For high-volume applications, the bitstream image is usually permanently programmed in the on-chip [Nonvolatile Configuration Memory \(NVCM\).](#page-31-0) However, the bitstream image can also be stored external in a standard, low-cost commodity SPI serial Flash PROM. The iCE65P component can automatically load the image using the [SPI Master Configuration Interface.](#page-33-0) Similarly, the iCE65P configuration data can be downloaded from an external processor, microcontroller, or DSP processor using an SPI-like serial interface or an IEEE 1149 JTAG interface.

<span id="page-29-0"></span>

### **Configuration Mode Selection**

The iCE65P configuration mode is selected according to the following priority described below and illustrated in [Figure 23.](#page-30-0) 

- After exiting the Power-On Reset (POR) state or when CRESET B returns High after being held Low for 250 ns or more, the iCE65P FPGA samples the logical value on its SPI\_SS\_B pin. Like other programmable I/O pins, the SPI\_SS\_B pin has an internal pull-up resistor (see [Input Pull-Up Resistors on I/O Banks 0, 1, and](#page-13-0)  [2\)](#page-13-0).
- If the SPI SS B pin is sampled as a logic '1' (High), then ...
	- Check if the iCE65P is enabled to configure from the [Nonvolatile Configuration Memory \(NVCM\).](#page-31-0) If the iCE65P device has NVCM memory ("F" ordering code) but the NVCM is yet unprogrammed, then the iCE65P device is not enabled to configure from NVCM. Conversely, if the NVCM is programmed, the iCE65P device will configure from NVCM.
		- If enabled to configure from NVCM, the iCE65P device configures itself using the [Nonvolatile](#page-31-0)  [Configuration Memory \(NVCM\).](#page-31-0)
		- If not enabled to configure from NVCM, then the iCE65P FPGA configures using the [SPI Master](#page-33-0)  [Configuration Interface.](#page-33-0)
- If the SPI SS B pin is sampled as a logic '0" (Low), then the iCE65P device waits to be configured from an external controller or from another iCE65P device in SPI Master Configuration Mode using an SPI-like interface.

**SiliconBlue**



### **Configuration Image Size**

<span id="page-30-0"></span>

[Table 28](#page-30-1) shows the number of memory bits required to configure an iCE65P device. Two values are provided for each device. The "Logic Only" value indicates the minimum configuration size, the number of bits required to configure only the logic fabric, leaving the RAM4K blocks uninitialized. The "Logic + RAM4K" column indicates the maximum configuration size, the number of bits to configure the logic fabric and to pre-initialize all the RAM4K blocks.

<span id="page-30-1"></span>

#### Table 28: **iCE65P Configuration Image Size (Kbits)**

## <span id="page-31-0"></span>**Nonvolatile Configuration Memory (NVCM)**

All standard iCE65P devices have an internal, nonvolatile configuration memory (NVCM). The NVCM is large enough to program a complete iCE65P device, including initializing all RAM4K block locations (MAXIMUM column in [Table 28\)](#page-30-1). The NVCM memory also has very high programming yield due to extensive error checking and correction (ECC) circuitry.

The NVCM is ideal for cost-sensitive, high-volume production applications, saving the cost and board space associated with an external configuration PROM. Furthermore, the NVCM provides exceptional design security, protecting critical intellectual property (IP). The NVCM contents are entirely contained within the iCE65P device and are not readable once protected by the one-time programmable Security bits. Furthermore, there is no observable difference between a programmed or un-programmed memory cell using optical or electron microscopy.

The NVCM memory has a programming interface similar to a 25-series SPI serial Flash PROM. Consequently, it can be programmed using standard device programmers before or after circuit board assembly or programmed in-system from a microprocessor or other intelligent controller.

#### **Configuration Control Signals**

The iCE65P configuration process is self-timed and controlled by a few internal signals and device I/O pins, as described i[n Table 29.](#page-31-1)

<span id="page-31-2"></span><span id="page-31-1"></span>

### Table 29: **iCE65P Configuration Control Signals**

<span id="page-31-5"></span><span id="page-31-4"></span>The Power-On Reset circuit, [POR,](#page-31-2) automatically resets the iCE65P component to a known state during power-up (cold boot). The POR circuit monitors the relevant voltage supply inputs, as shown in [Figure 25.](#page-32-0) Once all supplies exceed their minimum thresholds, the configuration controller can start the configuration process.

<span id="page-31-3"></span>The configuration controller begins configuring the iCE65P device, clocked by the [Internal Oscillator,](#page-32-1) OSC. The OSC oscillator continues controlling configuration unless the iCE65P device is configured using the [SPI Peripheral](#page-38-0)  [Configuration Interface.](#page-38-0)

## Figure 24: **iCE65P Configuration Control Pins**



[Figure 24](#page-31-3) shows the two iCE65P configuration control pins, [CRESET\\_B](#page-31-4) and [CDONE.](#page-31-5) [Table 30](#page-32-2) lists the Ball numbers for the configuration control pins by package. When driven Low for at least 200 ns, the dedicated Configuration Reset input, CRESET B, resets the iCE65P device. When CRESET B returns High, the iCE65P FPGA restarts the configuration process from its power-on conditions [\(Cold Boot\)](#page-36-0). The CRESET\_B pin is a pure input with no internal pull-up resistor. If driven by open-drain driver or un-driven, then connect the CRESET\_B pin to a 10 kΩ pull-up resistor connected to the [VCCIO\\_2 s](#page-45-0)upply.





The iCE65P device signals the end of the configuration process by actively turning off the internal pull-down transistor on the Configuration Done output pin, [CDONE.](#page-44-0) The pin has a permanent, weak internal pull-up resistor to the [VCCIO\\_2](#page-45-0) rail. If the iCE65P device drives other devices, then optionally connect the CDONE pin to a 10 kΩ pull-up resistor connected to the VCCIO\_2 supply.

The PIO pins activate according to their configured function after 49 configuration clock cycles. The internal oscillator is the configuration clock source for the [SPI Master Configuration Interface](#page-33-0) and when configuring from [Nonvolatile Configuration Memory \(NVCM\).](#page-31-0) When using the [SPI Peripheral Configuration Interface,](#page-38-0) the configuration clock source is th[e SPI\\_SCK c](#page-38-1)lock input pin.

#### <span id="page-32-1"></span>**Internal Oscillator**

<span id="page-32-2"></span>

During SPI Master or NVCM configuration mode, the controlling clock signal is generated from an internal oscillator. The oscillator starts operating at the [Default](#page-80-0) frequency. During the configuration process, however, bit settings within the configuration bitstream can specify a higher-frequency mode in order to maximize SPI bandwidth and reduce overall configuration time. See [Table 61: Internal Oscillator Frequency](#page-80-1) on page [81](#page-80-1) for the specified oscillator frequency range.

Using the [SPI Master Configuration Interface,](#page-33-0) internal oscillator controls all the interface timing and clocks the SPI serial Flash PROM via the [SPI\\_SCK](#page-33-2) clock output pin.

The oscillator output, which also supplies the SPI SCK clock output during the SPI Flash configuration process, has a 50% duty cycle.

#### **Internal Device Reset**

[Figure 25](#page-32-0) presents the various signals that internally reset the iCE65P internal logic.

- **Power-On Reset (POR)**
- **CRESET B Pin**
- <span id="page-32-0"></span>**THG Interface**



### <span id="page-33-3"></span>**Power-On Reset (POR)**

The Power-on Reset (POR) circuit monitors specific voltage supply inputs and holds the device in reset until all the relevant supplies exceed the internal voltage thresholds. The SPI VCC supply also has an additional time-out delay to allow an attached SPI serial PROM to power up properly. [Table 31](#page-33-6) shows the POR supply inputs. The Nonvolatile Configuration Memory (NVCM) requires that the VPP\_2V5 supply be connected, even if the application does not use the NVCM.

<span id="page-33-6"></span>

#### Table 31: **Power-on Reset (POR) Voltage Resources**

#### <span id="page-33-4"></span>**CRESET\_B Pin**

The CRESET B pin resets the iCE65P internal logic when Low.

### <span id="page-33-5"></span>**JTAG Interface**

Specific command sequences also reset the iCE65P internal logic.

#### <span id="page-33-0"></span>**SPI Master Configuration Interface**

<span id="page-33-7"></span>All iCE65P devices, including those with NVCM, can be configured from an external, commodity SPI serial Flash PROM, as shown in [Figure 26.](#page-33-7) The SPI configuration interface is essentially its own independent I/O bank, powered by the VCC\_SPI supply input. Presently, most commercially-available SPI serial Flash PROMs require a 3.3V supply.

#### Figure 26: **iCE65P SPI Master Configuration Interface**



The SPI configuration interface is used primarily during development before mass production, where the configuration is then permanently programmed in the NVCM configuration memory. However, the SPI interface can also be the primary configuration interface allowing easy in-system upgrades and support for multiple configuration images.

<span id="page-33-8"></span>The SPI control signals are defined in [Table 32.](#page-33-8) [Table 33](#page-34-0) lists the SPI interface ball or pins numbers by package.

### Table 32: **SPI Master Configuration Interface Pins (SPI\_SS\_B High before Configuration)**

<span id="page-33-10"></span><span id="page-33-9"></span><span id="page-33-2"></span><span id="page-33-1"></span>



After configuration, the SPI port pins are available to the user-application as additional PIO pins, supplied by the SPI\_VCC input voltage, essentially providing a fifth "mini" I/O bank.

<span id="page-34-0"></span>

Table 33: **SPI Interface Ball Numbers by Package** 

#### **SPI PROM Requirements**

The iCE65P mobileFPGA SPI Flash configuration interface supports a variety of SPI Flash memory vendors and product families. However, SiliconBlue Technologies does not specifically test, qualify, or otherwise endorse any specific SPI Flash vendor or product family. The iCE65P SPI interface supports SPI PROMs that they meet the following requirements.

- The PROM must operate at 3.3V or 2.5V in order to trigger the iCE65P FPGA's power-on reset circuit.
- The PROM must support the  $0x0B$  Fast Read command, using a 24-bit start address and has 8 dummy bits before the PROM provides first data (see [Figure 28: SPI Fast Read Command\)](#page-35-0).
- The PROM must have enough bits to program the iCE65P device (see Table 34: Smallest SPI PROM Size [\(bits\), by Device, by Number of Images\)](#page-34-1).
- The PROM must support data operations at the upper frequency range for the selected iCE65P internal oscillator frequency (see [Table 61\)](#page-80-1). The oscillator frequency is selectable when creating the FPGA bitstream image.
- **For lowest possible power consumption after configuration, the PROM should also support the 0xB9 Deep** Power Down command and the **OXAB** Release from Deep Power-down Command (see [Figure 27](#page-35-1) and Figure [29\)](#page-36-1). The low-power mode is optional.
- The PROM must be ready to accept commands 10 µs after meeting its power-on conditions. In the PROM data sheet, this may be specified as t<sub>VSL</sub> or t<sub>VCSL</sub>. It is possible to use slower PROMs by holding the CRESET\_B input Low until the PROM is ready, then releasing CRESET\_B, either under program control or using an external power-on reset circuit.

The SiliconBlue iCEman65 development board and associated programming software uses an ST Micro/Numonyx M25Pxx SPI serial Flash PROM.

### **SPI PROM Size Requirements**

[Table 34](#page-34-1) lists the minimum SPI PROM size required to configure an iCE65P device. Larger PROM sizes are allowed, but not required unless the end application uses the additional space. SPI serial PROM sizes are specified in bits. For each device size, the table shows the required minimum PROM size for "Logic Only" (no BRAM initialization) and "Logic + RAM4K" (RAM4K blocks pre-initialized). Furthermore, the table shows the PROM size for varying numbers of configuration images. Most applications will use a single image. Applications that use the Cold Boot or Warm Boot features may use more than one image.

<span id="page-34-1"></span>

#### Table 34: **Smallest SPI PROM Size (bits), by Device, by Number of Images**

## **Enabling SPI Configuration Interface**

To enable the SPI configuration mode, the SPI\_SS\_B pin must be allowed to float High. The SPI\_SS\_B pin has an internal pull-up resistor. If SPI SS B is Low, then the iCE65P component defaults to the SPI Slave configuration mode.

## **SPI Master Configuration Process**

The iCE65P SPI Master Configuration Interface supports a variety of modern, high-density, low-cost SPI serial Flash PROMs. Most modern SPI PROMs include a power-saving Deep Power-down mode. The iCE65P component exploits this mode for additional system power savings.

<span id="page-35-1"></span>The iCE65P SPI interface starts by driving [SPI\\_SS\\_B](#page-33-1) Low, and then sends a Release from Power-down command to the SPI PROM, hexadecimal command code **OxAB**. [Figure 27](#page-35-1) provides an example waveform. This initial command wakes up the SPI PROM if it is already in Deep Power-down mode. If the PROM is not in Deep Power-down mode, the extra command has no adverse affect other than that it requires a few additional microseconds during the configuration process. The iCE65P device transmits data on the [SPI\\_SO](#page-33-9) output, on the falling edge of the SPI\_SCK output. The SPI PROM does not provide any data to the iCE65P device's SPI SI input. After sending the last command bit, the iCE65P device de-asserts SPI\_SS\_B High, completing the command. The iCE65P device then waits a minimum of 10 µS before sending the next SPI PROM command.





[Figure 28](#page-35-0) illustrates the next command issued by the iCE65P device. The iCE65P SPI interface again drives [SPI\\_SS\\_B](#page-33-1) Low, followed by a Fast Read command, hexadecimal command code **0x0B**, followed by a 24-bit start address, transmitted on the [SPI\\_SO](#page-33-9) output. The iCE65P device provides data on the falling edge of [SPI\\_SS\\_B.](#page-33-1) Upon initial power-up, the start address is always 0x00\_0000. After waiting eight additional clock cycles, the iCE65P device begins reading serial data from the SPI PROM. Before presenting data, the SPI PROM"s serial data output is high-impedance. The SPI SI input pin has an internal pull-up resistor and sees high-impedance as logic '1'.

<span id="page-35-0"></span>

The external SPI PROM supplies data on the falling edge of the iCE65P device's [SPI\\_SCK c](#page-33-2)lock output. The iCE65P device captures each PROM data value on the [SPI\\_SI](#page-33-10) input, using the rising edge of the [SPI\\_SCK](#page-33-2) clock signal. The SPI PROM data starts at the 24-bit address presented by the iCE65P device. PROM data is serially output, byte by byte, with most-significant bit, D7, presented first. The PROM automatically increments an internal byte counter as long as the PROM is selected and clocked.


<span id="page-36-0"></span>After transferring the required number configuration data bits, the iCE65P device ends the Fast Read command by de-asserting its [SPI\\_SS\\_B](#page-33-0) PROM select output, as shown in [Figure 29.](#page-36-0) To conserve power, the iCE65P device then optionally issues a final Deep Power-down command, hexadecimal command code 0xB9. After de-asserting the SPI\_SS\_B output, the SPI PROM enters its Deep Power-down mode. The final power-down step is optional; the application may wish to use the SPI PROM and can skip this step, controlled by a configuration option.



#### **Cold Boot Configuration Option**

<span id="page-36-1"></span>By default, the iCE65P FPGA is programmed with a single configuration image, either from internal NVCM memory, from an external SPI Flash PROM, or externally from a processor or microcontroller.



When self-loading from NVCM or from an SPI Flash PROM, the FPGA supports an additional configuration option called Cold Boot mode. When this option is enabled in the configuration bitstream, the iCE65P FPGA boots normally from power-on or a master reset (CRESET B = Low pulse), but monitors the value on two PIO pins that are borrowed during configuration, as shown i[n Figure 30.](#page-36-1) These pins, labeled PIO2/CBSEL0 and PIO2/CBSEL1, tell the FPGA which of the four possible SPI configurations to load into the device. [Table 35](#page-37-0) provides the pin or ball locations for these pins.

- Load from initial location, either from NVCM or from address 0 in SPI Flash PROM. For Cold Boot or Warm Boot applications, the initial configuration image contains the cold boot/warm boot applet.
- Check if Cold Boot configuration feature is enabled in the bitstream.
	- If not enabled, FPGA configures normally.
	- If Cold Boot is enabled, then the FPGA reads the logic values on pins CBSEL[1:0]. The FPGA uses the value as a vector and then reads from the indicated vector address.
	- $\blacklozenge$  At the selected CBSEL[1:0] vector address, there is a starting address for the selected configuration image.
		- For SPI Flash PROMs, the new address is a 24-bit start address in Flash.
		- If the selected bitstream is in NVCM, then the address points to the internal NVCM.
- Using the new start address, the FPGA restarts reading configuration memory from the new location.

<span id="page-37-0"></span>

### Table 35: **ColdBoot Select Ball Numbers by Package**

When creating the initial configuration image, the SiliconBlue development software loads the start address for up to four configuration images in the bitstream. The value on the CBSEL[1:0] pins tell the configuration controller to read a specific start address, then to load the configuration image stored at the selected address. The multiple bitstreams are stored either in the SPI Flash or in the internal NVCM.

After configuration, the CBSEL[1:0] pins become normal PIO pins available to the application.

The Cold Boot feature allows the iCE65P to be reprogrammed for special application requirements such as the following.

- A normal operating mode and a self-test or diagnostics mode.
- Different applications based on switch settings.
- Different applications based on a card-slot ID number.

## **Warm Boot Configuration Option**

The Warm Boot configuration is similar to the Cold Boot feature, but is completely under the control of the FPGA application.

A special design primitive, SB\_WARMBOOT, allows an FPGA application to choose between four configuration images using two internal signal ports, S1 and S0, as shown in [Figure 30.](#page-36-1) These internal signal ports connect to programmable interconnect, which in turn can connect to PLB logic and/or PIO pins.

After selecting the desired configuration image, the application then asserts the internal signal BOOT port High to force the FPGA to restart the configuration process from the specified vector address stored in PROM.

## **Time-Out and Retry**

When configuring from external SPI Flash, the iCE65P device looks for a synchronization word. If the device does not find a synchronization word within its timeout period, the device automatically attempts to restart the configuration process from the very beginning. This feature is designed to address any potential power-sequencing issues that may occur between the iCE65P device and the external PROM.



The iCE65P device attempts to reconfigure six times. If not successful after six attempts, the iCE65P FPGA automatically goes into low-power mode.

#### **SPI Peripheral Configuration Interface**

Using the SPI peripheral configuration interface, an application processor (AP) serially writes a configuration image to an iCE65P FPGA using the iCE65"s SPI interface, as shown in [Figure 26](#page-33-1). The iCE65"s SPI configuration interface is a separate, independent I/O bank, powered by the VCC\_SPI supply input. Typically, VCC\_SPI is the same voltage as the application processor"s I/O. The configuration control signals, CDONE and CRESET\_B, are supplied by the separate I/O Bank 2 voltage input, VCCIO\_2.

This same SPI peripheral interface supports programming for the iCE65"s Nonvolatile Configuration Memory (NVCM).



Figure 31: **iCE65P SPI Peripheral Configuration Interface** 

The SPI control signals are defined in [Table 32.](#page-33-2)

#### Table 36: **SPI Peripheral Configuration Interface Pins (SPI\_SS\_B Low when CRESET\_B Released)**



After configuration, the SPI port pins are available to the user-application as additional PIO pins, supplied by the SPI\_VCC input voltage, essentially providing a fifth "mini" I/O bank.

### **Enabling SPI Configuration Interface**

The optional 10 kΩ pull-down resistor on the SPI\_SS\_B signal ensures that the iCE65P FPGA powers up in the SPI peripheral mode. Optionally, the application processor drives the SPI\_SS\_B pin Low when CRESET\_B is released, forcing the iCE65P FPGA into SPI peripheral mode.

#### **SPI Peripheral Configuration Process**

 [Figure 32](#page-40-0) illustrates the interface timing for the SPI peripheral mode and [Figure 33](#page-41-0) outlines the resulting configuration process. The actual timing specifications appear in [Table 64.](#page-81-0) The application processor (AP) begins by driving the iCE65P CRESET B pin Low, resetting the iCE65P FPGA. Similarly, the AP holds the iCE65's SPI\_SS\_B pin Low. The AP must hold the CRESET\_B pin Low for at least 200 ns. Ultimately, the AP either releases the CRESET B pin and allows it to float High via the 10 kΩ pull-up resistor to VCCIO 2 or drives CRESET B High. The iCE65P FPGA enters SPI peripheral mode when the CRESET\_B pin returns High while the SPI\_SS\_B pin is Low,

After driving CRESET B High or allowing it to float High, the AP must wait a minimum of 300 µs, allowing the iCE65P FPGA to clear its internal configuration memory.

After waiting for the configuration memory to clear, the AP sends the configuration image generated by the iCEcube development system. An SPI peripheral mode configuration image must not use the ColdBoot or WarmBoot options. Send the entire configuration image, without interruption, serially to the iCE65"s SPI\_SI input on the falling edge of the SPI SCK clock input. Once the AP sends the **Ox7EAA997E** synchronization pattern, the generated SPI\_SCK clock frequency must be within the specified 1 MHz to 25 MHz range (40 ns to 1 µs clock period) while sending the configuration image. Send each byte of the configuration image with most-significant bit (msb) first. The AP sends data to the iCE65P FPGA on the falling edge of the SPI SCK clock. The iCE65P FPGA internally captures each incoming SPI\_SI data bit on the rising edge of the SPI\_SCK clock. The iCE65"s SPI\_SO output pin is not used during SPI peripheral mode but must connect to the AP if the AP also programs the iCE65"s Nonvolatile Configuration Memory (NVCM).



The iCE65P configuration image must be sent as one contiguous stream without interruption.

The SPI\_SCK clock period must be between 40 ns to 1 us (1 MHz to 25 MHz).

After sending the entire image, the iCE65P FPGA releases the CDONE output allowing it to float High via the 10 kΩ pull-up resistor to AP\_VCC. If the CDONE pin remains Low, then an error occurred during configuration and the AP should handle the error accordingly for the application.

After the CDONE output pin goes High, send at least 49 additional dummy bits, effectively 49 additional SPI\_SCK clock cycles measured from rising-edge to rising-edge.

After the additional SPI\_CLK cycles, the SPI interface pins then become available to the user application loaded in FPGA.

To reconfigure the iCE65P FPGA or to load a different configuration image, merely restart the configuration process by pulsing CRESET\_B Low or power-cycling the FPGA.



Figure 32: **Application Processor Waveforms for SPI Peripheral Mode Configuration Process** 

<span id="page-40-0"></span>



The iCE65 configuration image must be sent as one contiguous stream without interruption. The SPI\_SCK clock period must be between 40 ns to 1 µs (1 MHz to 25 MHz).

<span id="page-41-0"></span>

### **Voltage Compatibility**

As shown in [Figure 26,](#page-33-1) there are potentially three different supply voltages involved in the SPI Peripheral interface, described i[n Table 37.](#page-41-1) 

<span id="page-41-1"></span>

## Table 37: **SPI Peripheral Mode Supply Voltages**



[Table 38](#page-42-0) describes how to maintain voltage compatibility for two interface scenarios. The easiest interface is when the Application Processor"s (AP) I/O supply rail and the iCE65"s SPI and VCCIO\_2 bank supply rails all connect to the same voltage. The second scenario is when the AP's I/O supply voltage is greater than the iCE65's VCCIO 2 supply voltage.

<span id="page-42-0"></span>

### Table 38: **CRESET\_B and CDONE Voltage Compatibility**

### **JTAG Boundary Scan Port**

#### **Overview**

Each iCE65P device includes an IEEE 1149.1-compatible JTAG boundary-scan port. The port supports printed-circuit board (PCB) testing and debugging. It also provides an alternate means to configure the iCE65P device.

#### **Signal Connections**

The JTAG port connections are listed in Table 39.

#### Table 39: **iCE65P JTAG Boundary Scan Signals**

<span id="page-42-1"></span>

[Table 40](#page-42-2) lists the Ball numbers for the JTAG interface by package code. The JTAG interface is available in select package types. The JTAG port is located in I/O Bank 1 along the right edge of the iCE65P device and powered by the VCCIO 1 supply inputs. Consequently, the JTAG interface uses the associated I/O standards for I/O Bank 1.

#### Table 40: **JTAG Interface Ball Numbers by Package**

<span id="page-42-2"></span>

#### **Supported JTAG Commands**

The JTAG interface supports the IEEE 1149.1 mandatory instructions, including EXTEST, SAMPLE/PRELOAD, and BYPASS.

#### **Package and Pinout Information**

#### **Maximum User I/O Pins by Package and by I/O Bank**

[Table 41](#page-43-0) lists the maximum number of user-programmable I/O pins by package, with additional detail showing user I/O pins by I/O bank. In some cases, a smaller iCE65P device is packaged in a larger package with unconnected (N.C.) pins or balls, resulting in fewer overall I/O pins. See [Table 2](#page-2-0) and [Table 42](#page-43-1) for device-specific I/O counts by package.

<span id="page-43-0"></span>

#### **Maximum User I/O by Device and Package**

[Table 42](#page-43-1) lists the maximum available user I/O by device and by and package type. Not all devices are available in all packages. Similarly, smaller iCE65P devices may have unconnected balls in some packages. Devices sharing a common package have similar footprints.

<span id="page-43-1"></span>

#### Table 42: **Maximum User I/O by Device and Package**



#### **iCE65P Pin Descriptions**

[Table 43](#page-44-0) lists the various iCE65P pins, alphabetically by name. The table indicates the directionality of the signal and the associated I/O bank. The table also indicates if the signal has an internal pull-up resistor enabled during configuration. Finally, the table describes the function of the pin.

<span id="page-44-0"></span>

### Table 43: **iCE65P Pin Description**

<span id="page-45-2"></span><span id="page-45-1"></span>

<span id="page-45-0"></span> $N/A = Not Applicable$ 



#### **iCE65P Package Footprint Diagram Conventions**

<span id="page-46-0"></span>[Figure 34](#page-46-0) illustrates the naming conventions used in the following footprint diagrams. Each PIO pin is associated with an I/O Bank. PIO pins in I/O Bank 3 that support differential inputs are also numbered by differential input pair.





#### **Pinout Differences between iCE65P04 and iCE65L04**

The iCE65P04 FPGA is designed to be nearly pin-compatible with the iCE65L04 FPGA. The primary difference is that the iCE65P04 requires power and ground inputs for the PLL as shown in [Table 44](#page-46-1) and [Table 45.](#page-46-2) The tables list the package balls that are different between the iCE65P04 and the iCE65L04 pinouts for the CB196 and CB284 packages.

<span id="page-46-1"></span>

#### Table 45: **Pinout Differences between iCE65P04 and iCE65L04 in CB284 Package**

<span id="page-46-2"></span>

### **CB121 Chip-Scale Ball-Grid Array**

The CB121 package is a chip-scale, fully-populated, ball-grid array with 0.5 mm ball pitch.

### **Footprint Diagram**

[Figure 35](#page-47-0) shows the iCE65P04 chip-scale BGA footprint for the 6 x 6 mm CB121 package.

[Figure 34](#page-46-0) shows the conventions used in the diagram.

Also see [Table 46](#page-47-1) for a complete, detailed pinout for the 121-ball chip-scale BGA packages.

<span id="page-47-0"></span>The signal pins are also grouped into the four I/O Banks and the SPI interface.



## Figure 35: **iCE65P04 CB121 Chip-Scale BGA Footprint (Top View) I/O Bank 0**

## **Pinout Table**

[Table 46](#page-47-1) provides a detailed pinout table for the iCE65P04 in the CB121 chip-scale BGA package. Pins are generally arranged by I/O bank, then by ball function.



<span id="page-47-1"></span>











#### **Package Mechanical Drawing**

#### Figure 36: **CB121 Package Mechanical Drawing**

**CB121:** 6 x 6 mm, 121-ball, 0.5 mm ball-pitch, fully-populated, chip-scale ball grid array





## Top Marking Format



## Thermal Resistance





#### **CB196 Chip-Scale Ball-Grid Array**

The CB196 package is a chip-scale, fully-populated, ball-grid array with 0.5 mm ball pitch.

#### **Footprint Diagram**

[Figure 37](#page-52-0) shows the iCE65P04 chip-scale BGA footprint for the 8 x 8 mm CB196 package. [Figure 34](#page-46-0) shows the conventions used in the diagram.

Also see [Table 47](#page-53-0) for a complete, detailed pinout for the 196-ball chip-scale BGA packages.

The signal pins are also grouped into the four I/O Banks and the SPI interface.

<span id="page-52-0"></span>

## Figure 37: **iCE65P04 CB196 Chip-Scale BGA Footprint (Top View)**

### **Pinout Table**

[Table 47](#page-53-0) provides a detailed pinout table for the iCE65P04 in the CB196 chip-scale BGA package. Pins are generally arranged by I/O bank, then by ball function.

<span id="page-53-0"></span>











**Package Mechanical Drawing** 

Figure 38: **CB196 Package Mechanical Drawing** 

**CB196:** 8 x8 mm, 196-ball, 0.5 mm ball-pitch, fully-populated, chip-scale ball grid array





## Top Marking Format



## Thermal Resistance



**SiliconBlue**

#### **CB284 Chip-Scale Ball-Grid Array**

The CB284 package, partially-populated 0.5 mm pitch, ball grid array simplifies PCB layout with empty ball rings.

### **Footprint Diagram**

[Figure 39 s](#page-58-0)hows the CB284 chip-scale BGA footprint.

[Figure 34](#page-46-0) shows the conventions used in the diagram.

Also see [Table 48](#page-59-0) for a complete, detailed pinout for the 284-ball chip-scale BGA packages.

The signal pins are also grouped into the four I/O Banks and the SPI interface.

<span id="page-58-0"></span>

### **Pinout Table**

[Table 48](#page-59-0) provides a detailed pinout table for the two chip-scale BGA packages. Pins are generally arranged by I/O bank, then by ball function. The balls with a black circle  $(\bullet)$  are unconnected balls (N.C.) for the iCE65P04 in the CB284 package.

The table also highlights the differential I/O pairs in I/O Bank 3.

#### Table 48: **iCE65P CB284 Chip-scale BGA Pinout Table (with CB132 cross reference)**

<span id="page-59-0"></span>

















#### **Package Mechanical Drawing**



### Figure 40: **CB284 Package Mechanical Drawing**



## **CB284:** 12 x 12 mm, 284-ball, 0.5 mm ball-pitch, chip-scale ball grid array

## Top Marking Format



## Thermal Resistance



**SiliconBlue**

#### **Die Cross Reference**

The tables in this section list all the pads on a specific die type and provide a cross reference on how a specific pad connects to a ball or pin in each of the available package offerings. Similarly, the tables provide the pad coordinates for the die-based version of the product (iCE DiCE). These tables also provide a way to prototype with one package option and then later move to a different package or die.

As described in "[Input and Output Register Control per PIO Pair](#page-13-0)" on page [14,](#page-13-0) PIO pairs share register control inputs. Similarly, as described in "[Differential Inputs and Outputs](#page-10-0)" on page [11,](#page-10-0) a PIO pair can form a differential input or output. PIO pairs in I/O Bank 3 are optionally differential inputs or differential outputs. PIO pairs in all other I/O Banks are optionally differential outputs. In the tables, differential pairs are surrounded by a heavy blue box.

#### **iCE65P04**

[Table 49](#page-66-0) lists all the pads on the iCE65P04 die and how these pads connect to the balls or pins in the supported package styles. Most VCC, VCCIO, and GND pads are double-bonded inside the package although the table shows only a single connection.

For additional information on the iCE65P04 DiePlus product, please contact your SiliconBlue sales representative..

<span id="page-66-0"></span>

Table 49: **iCE65P04 Die Cross Reference** 
















## **Electrical Characteristics**

All parameter limits are specified under worst-case supply voltage, junction temperature, and processing conditions.

#### **Absolute Maximum Ratings**

Stresses beyond those listed under [Table 50](#page-72-0) may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions beyond those listed under the Recommended Operating Conditions is not implied. Exposure to absolute maximum conditions for extended periods of time adversely affects device reliability.

<span id="page-72-0"></span>

#### Table 50: **Absolute Maximum Ratings**

#### **Recommended Operating Conditions**

#### Table 51: **Recommended Operating Conditions**



#### **NOTE:**

VPP\_FAST is only used for fast production programming. Leave floating or unconnected in application. When the iCE65P device is active, VPP\_2V5 must be connected to a valid voltage.

# **iCE65 P-Series Ultra-Low Power mobileFPGA™ Family**

# **I/O Characteristics**



#### Table 52: **PIO Pin Electrical Characteristics**

**NOTE:** All characteristics are characterized and may or may not be tested on each pin on each device.

## **Single-ended I/O Characteristics**

#### Table 53: **I/O Characteristics (I/O Banks 0, 1, 2 and SPI only)**



## Table 54: **I/O Characteristics (I/O Bank 3 only)**



#### **NOTES:**

SSTL2 and SSTL18 I/O standards require the VREF input pin, which is only available on the CB284 package and for die-based products.

#### **Differential Inputs**



Figure 41: **Differential Input Specifications** 

Differential input voltage:  $V_{ID} = |V_{IN-B} - V_{IN-A}|$ 

## Table 55: **Recommended Operating Conditions for Differential Inputs**



# **Differential Outputs**



$$
V_{\text{OCM}} = \frac{1}{2} \pm \Delta V_{\text{OCM}}
$$

 $\text{Differential output voltage:} \qquad \mathsf{V}_{OD} = |\mathsf{V}_{OUTB} - \mathsf{V}_{OUTA}|$ 

## Table 56: **Recommended Operating Conditions for Differential Outputs**



## **I/O Banks 0, 1, 2 and SPI Bank Characteristic Curves**

Figure 43: **Typical LVCMOS Output Low Characteristics (I/O Banks 0, 1, 2, and SPI)** 



Figure 44: **Typical LVCMOS Output High Characteristics (I/O Banks 0, 1, 2, and SPI)** 



Figure 45: **Input with Internal Pull-Up Resistor Enabled (I/O Banks 0, 1, 2, and SPI)** 



**SiliconBlue**

# **AC Timing Guidelines**

The following examples provide some guidelines of device performance. The actual performance depends on the specific application and how it is physically implemented in the iCE65P FPGA using the SiliconBlue iCEcube software. The following guidelines assume typical conditions (VCC = 1.0 V or 1.2 V as specified, temperature = 25 ˚C). Apply derating factors using the iCEcube timing analyzer to adjust to other operating regimes.

#### **Programmable Logic Block (PLB) Timing**

<span id="page-76-1"></span>[Table 57](#page-76-0) provides timing information for the logic in a Programmable Logic Block (PLB), which includes the paths shown in [Figure 46](#page-76-1) and [Figure 47.](#page-76-2)





#### Table 57: **Typical Programmable Logic Block (PLB) Timing**

<span id="page-76-2"></span><span id="page-76-0"></span>

# **Programmable Input/Output (PIO) Block**

<span id="page-77-2"></span><span id="page-77-1"></span>[Table 58](#page-77-0) provides timing information for the logic in a Programmable Logic Block (PLB), which includes the paths shown in [Figure 48](#page-77-1) and [Figure 49.](#page-77-2) The timing shown is for the LVCMOS25 I/O standard in all I/O banks. The iCEcube development software reports timing adjustments for other I/O standards.

#### Figure 48: **Programmable I/O (PIO) Pad-to-Pad Timing Circuit**



#### Figure 49: **Programmable I/O (PIO) Sequential Timing Circuit**



## Table 58: **Typical Programmable Input/Output (PIO) Timing (LVCMOS25)**

<span id="page-77-0"></span>

# **RAM4K Block**

<span id="page-78-1"></span>[Table 59](#page-78-0) provides timing information for the logic in a RAM4K block, which includes the paths shown i[n Figure 50.](#page-78-1)



#### Table 59: **Typical RAM4K Block Timing**

<span id="page-78-0"></span>

# **Phase-Locked Loop (PLL) Block**

[Table 59](#page-78-0) provides timing information for the Phase-Locked Loop (PLL) block shown i[n Figure 50.](#page-78-1) 





<span id="page-79-0"></span>

**Notes:** 

1. Output jitter performance is affected by input jitter. A clean reference clock < 100ps jitter must be used to ensure best jitter performance.

2. The output jitter specification refers to the intrinsic jitter of the PLL.



#### **Internal Configuration Oscillator Frequency**

<span id="page-80-0"></span>[Table 61](#page-80-0) shows the operating frequency for the iCE65"s internal configuration oscillator.



#### Table 61: **Internal Oscillator Frequency**

## **Configuration Timing**

[Table 62](#page-80-1) shows the maximum time to configure an iCE65P device, by oscillator mode. The calculations use the slowest frequency for a given oscillator mode from [Table 61](#page-80-0) and the maximum configuration bitstream size from [Table 1,](#page-0-0) which includes full RAM4K block initialization. The configuration bitstream selects the desired oscillator mode based on the performance of the configuration data source.

# Table 62: **Maximum SPI Master or NVCM Configuration Timing by Oscillator Mode**

<span id="page-80-1"></span>

<span id="page-80-2"></span>[Table 63](#page-80-2) provides timing for the CRESET\_B and CDONE pins.

#### Table 63: **General Configuration Timing**



# **iCE65 P-Series Ultra-Low Power mobileFPGA™ Family**

<span id="page-81-0"></span>[Table 64 p](#page-81-0)rovides various timing specifications for the SPI peripheral mode interface.



# Table 64: **SPI Peripheral Mode Timing**

 $*$  = Applies after sending the synchronization pattern.

# **Power Consumption Characteristics**

#### **Core Power**

[Table 65](#page-81-1) shows the power consumed on the internal VCC supply rail when the device is filled with 16-bit binary counters, measured with a 32.768 kHz and at 32.0 MHz

<span id="page-81-1"></span>

#### Table 65: **VCC Power Consumption for Device Filled with 16-Bit Binary Counters**

## **I/O Power**

[Table 66](#page-81-2) provides the static current by I/O bank. The typical current for I/O Banks 0, 1, 2 and the SPI bank is not measurable within the accuracy of the test environment. The PIOs in I/O Bank 3 use different circuitry and dissipate a small amount of static current.

#### **Table 66: I/O Bank Static Current (f = 0 MHz)**

<span id="page-81-2"></span>

NOTE: The typical static current for I/O Banks 0, 1, 2, and the SPI bank is less than the accuracy of the device tester.

#### **Power Estimator**

To estimate the power consumption for a specific application, please download and use the iCE65P Power Estimator Spreadsheet our use the power estimator built into the iCEcube software.



# **Notes:**

# **iCE65 P-Series Ultra-Low Power mobileFPGA™ Family**

# **Revision History**



# **SiliconBlue Technologies Sales Partner Network**

For sales information, contact your local business partners listed on the link below or contact

[www.siliconbluetech.com](http://www.siliconbluetech.com/)

Optionally, contact **[sales@siliconbluetech.com](mailto:sales@siliconbluetech.com?subject=[SALES%20INQUIRY]:%20)** via E-mail.

Copyright © 2007–2011 by SiliconBlue Technologies LTD. All rights reserved. SiliconBlue is a registered trademark of SiliconBlue Technologies LTD in the United States. Specific device designations, and all other words and logos that are identified as trademarks are, unless noted otherwise, the trademarks of SiliconBlue Technologies LTD. All other product or service names are the property of their respective holders. SiliconBlue products are protected under numerous United States and foreign patents and pending applications, maskwork rights, and copyrights. SiliconBlue warrants performance of its semiconductor products to current specifications in accordance with SiliconBlue's standard warranty, but reserves the right to make changes to any products and services at any time without notice. SiliconBlue assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by SiliconBlue Technologies LTD. SiliconBlue customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



3255 Scott Blvd. Building 7, Suite 101 Santa Clara, California 95054 United States of America

Tel: +1 408-727-6101 Fax: +1 408-727-6085

[www.SiliconBlueTech.com](http://www.siliconbluetech.com/)