

intersil

Data Sheet

April 1999 File Number 2853.3

Dual Power MOSFET Driver

The ICL7667 is a dual monolithic high-speed driver designed to convert TTL level signals into high current outputs at voltages up to 15V. Its high speed and current output enable it to drive large capacitive loads with high slew rates and low propagation delays. With an output voltage swing only millivolts less than the supply voltage and a maximum supply voltage of 15V, the ICL7667 is well suited for driving power MOSFETs in high frequency switchedmode power converters. The ICL7667's high current outputs minimize power losses in the power MOSFETs by rapidly charging and discharging the gate capacitance. The ICL7667's inputs are TTL compatible and can be directly driven by common pulse-width modulation control ICs.


Ordering Information

PART NUMBER	TEMP. RANGE (^o C)	PACKAGE	PKG. NO.
ICL7667CBA	0 to 70	8 Ld SOIC (N)	M8.15
ICL7667CPA	0 to 70	8 Ld PDIP	E8.3
ICL7667CJA	0 to 70	8 Ld CERDIP	F8.3A
ICL7667CTV	0 to 70	8 Pin Metal Can	T8.C
ICL7667MTV (Note 1)	-55 to 125	8 Pin Metal Can	T8.C
ICL7667MJA (Note 1)	-55 to 125	8 Ld CERDIP	F8.3A

NOTE:

1. Add /883B to Part Number for 883B Processing

Functional Diagram



Features


- Fast Rise and Fall Times
 30ns with 1000pF Load
- Wide Supply Voltage Range
 - V_{CC} = 4.5V to 15V
- Low Power Consumption
 - 4mW with Inputs Low
 - 20mW with Inputs High
- TTL/CMOS Input Compatible Power Driver
 - R_{OUT} = 7Ω Typ
- Direct Interface with Common PWM Control ICs
- Pin Equivalent to DS0026/DS0056; TSC426

Applications


- Switching Power Supplies
- DC/DC Converters
- Motor Controllers

Pinouts





ICL7667 (PDIP, SOIC, CERDIP) TOP VIEW



Absolute Maximum Ratings

Supply Voltage V+ to V	
Input Voltage V0.3V to V+ +0.3V	
Package Dissipation, T _A 25 ^o C	

Operating Temperature Range

ICL7667C	^o C to 70 ^o C
ICL7667M55 ^c	°C to 125°C

Thermal Information

Thermal Resistance (Typical, Note 2)	θ_{JA} (^o C/W)	θ _{JC} (^o C/W)
PDIP Package	150	N/A
SOIC Package	170	N/A
Metal Can Package	156	68
CERDIP Package	115	30
Maximum Storage Temperature Range	65	^o C to 150 ^o C
Maximum Lead Temperature (Soldering 1) (SOIC - Lead Tips Only)	0s)	300 ⁰ C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:


2. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.


Electrical Specifications

PARAMETER	SYMBOL TEST CONDITIONS		ICL7667C, M		ICL7667M				
		T _A = 25 ^o C		-55°C ≤ T _A ≤ 125°C					
		TEST CONDITIONS	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNITS
DC SPECIFICATIONS									
Logic 1 Input Voltage	VIH	V _{CC} = 4.5V	2.0	-	-	2.0	-	-	V
Logic 1 Input Voltage	VIH	V _{CC} = 15V	2.0	-	-	2.0	-	-	V
Logic 0 Input Voltage	V _{IL}	V _{CC} = 4.5V	-	-	0.8	-	-	0.5	V
Logic 0 Input Voltage	VIL	V _{CC} = 15V	-	-	0.8	-	-	0.5	V
Input Current	IIL	V_{CC} = 15V, V_{IN} = 0V and 15V	-0.1	-	0.1	-0.1	-	0.1	μA
Output Voltage High	V _{OH}	V _{CC} = 4.5V and 15V	V _{CC} -0.05	V _{CC}	-	V _{CC} -0.1	V _{CC}	-	V
Output Voltage Low	V _{OL}	V _{CC} = 4.5V and 15V	-	0	0.05	-	-	0.1	V
Output Resistance	R _{OUT}	$V_{IN} = V_{IL}$, $I_{OUT} = -10$ mA, $V_{CC} = 15V$	-	7	10	-	-	12	Ω
Output Resistance	R _{OUT}	$V_{IN} = V_{IH}$, $I_{OUT} = 10$ mA, $V_{CC} = 15V$	-	8	12	-	-	13	Ω
Power Supply Current	ICC	V_{CC} = 15V, V_{IN} = 3V both inputs	-	5	7	-	-	8	mA
Power Supply Current	ICC	$V_{CC} = 15V, V_{IN} = 0V$ both inputs	-	150	400	-	-	400	μA
SWITCHING SPECIFICA	TIONS								
Delay Time	T _{D2}	Figure 3	-	35	50	-	-	60	ns
Rise Time	T _R	Figure 3	-	20	30	-	-	40	ns
Fall Time	T _F	Figure 3	-	20	30	-	-	40	ns
Delay Time	T _{D1}	Figure 3	-	20	30	-	-	40	ns


NOTE: All typical values have been characterized but are not tested.

Test Circuits








Typical Performance Curves


















FIGURE 4. I_{CC} vs C_L



Typical Performance Curves (Continued)

FIGURE 7. DELAY AND FALL TIMES vs V_{CC}

Detailed Description

The ICL7667 is a dual high-power CMOS inverter whose inputs respond to TTL levels while the outputs can swing as high as 15V. Its high output current enables it to rapidly charge and discharge the gate capacitance of power MOSFETs, minimizing the switching losses in switchmode power supplies. Since the output stage is CMOS, the output will swing to within millivolts of both ground and V_{CC} without any external parts or extra power supplies as required by the DS0026/56 family. Although most specifications are at V_{CC} = 15V, the propagation delays and specifications are almost independent of V_{CC}.

In addition to power MOS drivers, the ICL7667 is well suited for other applications such as bus, control signal, and clock drivers on large memory of microprocessor boards, where the load capacitance is large and low propagation delays are required. Other potential applications include peripheral power drivers and charge-pump voltage inverters.





FIGURE 6. NO LOAD ICC vs FREQUENCY





Input Stage

The input stage is a large N-Channel FET with a P-channel constant-current source. This circuit has a threshold of about 1.5V, relatively independent of the VCC voltage. This means that the inputs will be directly compatible with TTL over the entire 4.5V - 15V V_{CC} range. Being CMOS, the inputs draw less than $1\mu A$ of current over the entire input voltage range of ground to V_{CC}. The quiescent current or no load supply current of the ICL7667 is affected by the input voltage, going to nearly zero when the inputs are at the 0 logic level and rising to 7mA maximum when both inputs are at the 1 logic level. A small amount of hysteresis, about 50mV to 100mV at the input, is generated by positive feedback around the second stage.

Output Stage

The ICL7667 output is a high-power CMOS inverter, swinging between ground and VCC. At V_{CC} = 15V, the output impedance of the inverter is typically 7Ω. The high peak current capability of the ICL7667 enables it to drive a 1000pF load with a rise time of only 40ns. Because the output stage impedance is very low, up to 300mA will flow through the series N-Channel and P-channel output devices (from V_{CC} to ground) during output transitions. This crossover current is responsible for a significant portion of the internal power dissipation of the ICL7667 at high frequencies. It can be minimized by keeping the rise and fall times of the input to the ICL7667 below 1 μ s.

Application Notes

Although the ICL7667 is simply a dual level-shifting inverter, there are several areas to which careful attention must be paid.

Grounding

Since the input and the high current output current paths both include the ground pin, it is very important to minimize and common impedance in the ground return. Since the ICL7667 is an inverter, any common impedance will generate negative feedback, and will degrade the delay, rise and fall times. Use a ground plane if possible, or use separate ground returns for the input and output circuits. To minimize any common inductance in the ground return, separate the input and output circuit ground returns as close to the ICL7667 as is possible.

Bypassing

The rapid charging and discharging of the load capacitance requires very high current spikes from the power supplies. A parallel combination of capacitors that has a low impedance over a wide frequency range should be used. A 4.7 μ F tantalum capacitor in parallel with a low inductance 0.1 μ F capacitor is usually sufficient bypassing.

Output Damping

Ringing is a common problem in any circuit with very fast rise or fall times. Such ringing will be aggravated by long inductive lines with capacitive loads. Techniques to reduce ringing include:

- 1. Reduce inductance by making printed circuit board traces as short as possible.
- 2. Reduce inductance by using a ground plane or by closely coupling the output lines to their return paths.
- 3. Use a 10Ω to 30Ω resistor in series with the output of the ICL7667. Although this reduces ringing, it will also slightly increase the rise and fall times.
- 4. Use good bypassing techniques to prevent supply voltage ringing.

Power Dissipation

The power dissipation of the ICL7667 has three main components:

- 5. Input inverter current loss
- 6. Output stage crossover current loss

7. Output stage I^2R power loss

The sum of the above must stay within the specified limits for reliable operation.

As noted above, the input inverter current is input voltage dependent, with an I_{CC} of 0.1mA maximum with a logic 0 input and 6mA maximum with a logic 1 input.

The output stage crowbar current is the current that flows through the series N-Channel and P-channel devices that form the output. This current, about 300mA, occurs only during output transitions. **Caution:** The inputs should never be allowed to remain between V_{IL} and V_{IH} since this could leave the output stage in a high current mode, rapidly leading to destruction of the device. If only one of the drivers is being used, be sure to tie the unused input to a ground. **NEVER** leave an input floating. The average supply current drawn by the output stage is frequency dependent, as can be seen in I_{CC} vs Frequency graph in the Typical Characteristics Graphs.

The output stage I²R power dissipation is nothing more than the product of the output current times the voltage drop across the output device. In addition to the current drawn by any resistive load, there will be an output current due to the charging and discharging of the load capacitance. In most high frequency circuits the current used to charge and discharge capacitance dominates, and the power dissipation is approximately

 $P_{AC} = CV_{CC}^2 f$

where C = Load Capacitance, f = Frequency

In cases where the load is a power MOSFET and the gate drive requirement are described in terms of gate charge, the ICL7667 power dissipation will be

$P_{AC} = Q_G V_{CC} f$

where Q_G = Charge required to switch the gate, in Coulombs, f = Frequency.

Power MOS Driver Circuits

Power MOS Driver Requirements

Because it has a very high peak current output, the ICL7667 the at driving the gate of power MOS devices. The high current output is important since it minimizes the time the power MOS device is in the linear region. Figure 9 is a typical curve of charge vs gate voltage for a power MOSFET. The flat region is caused by the Miller capacitance, where the drain-to-gate capacitance is multiplied by the voltage gain of the FET. This increase in capacitance occurs while the power MOSFET is in the linear region and is dissipating significant amounts of power. The very high current output of the ICL7667 is able to rapidly overcome this high capacitance and quickly turns the MOSFET fully on or off.




FIGURE 9. MOSFET GATE DYNAMIC CHARACTERISTICS

Direct Drive of MOSFETs

Figure 11 shows interfaces between the ICL7667 and typical switching regulator ICs. Note that unlike the DS0026, the ICL7667 does not need a dropping resistor and speedup capacitor between it and the regulator IC. The ICL7667, with its high slew rate and high voltage drive can directly drive the gate of the MOSFET. The SG1527 IC is the same as the SG1525 IC, except that the outputs are inverted. This inversion is needed since ICL7667 is an inverting buffer.

Transformer Coupled Drive of MOSFETs

Transformers are often used for isolation between the logic and control section and the power section of a switching regulator. The high output drive capability of the ICL7667 enables it to directly drive such transformers. Figure 11 shows a typical transformer coupled drive circuit. PWM ICs with either active high or active low output can be used in this circuit, since any inversion required can be obtained by reversing the windings on the secondaries.

Buffered Drivers for Multiple MOSFETs

In very high power applications which use a group of MOSFETs in parallel, the input capacitance may be very large and it can be difficult to charge and discharge quickly. Figure 13 shows a circuit which works very well with very large capacitance loads. When the input of the driver is zero, Q_1 is held in conduction by the lower half of the ICL7667 and Q_2 is clamped off by Q_1 . When the input goes positive, Q_1 is turned off and a current pulse is applied to the gate of Q_2 by the upper half of the ICL7667 through the transformer, T_1 . After about 20ns, T_1 saturates and Q_2 is held on by its own C_{GS} and the bootstrap circuit of C_1 , D_1 and R_1 . This bootstrap circuit may not be needed at frequencies greater than 10kHz since the input capacitance of Q_2 discharges slowly.





FIGURE 10B. FIGURE 10. DIRECT DRIVE OF MOSFET GATES









FIGURE 12. VERY HIGH SPEED DRIVER

-4



Other Applications

Relay and Lamp Drivers

The ICL7667 is suitable for converting low power TTL or CMOS signals into high current, high voltage outputs for relays, lamps and other loads. Unlike many other level translator/driver ICs, the ICL7667 will both source and sink current. The continuous output current is limited to 200mA by the I²R power dissipation in the output FETs.

Charge Pump or Voltage Inverters and Doublers

The low output impedance and wide VCC range of the ICL7667 make it well suited for charge pump circuits. Figure 13A shows a typical charge pump voltage inverter circuit and a typical performance curve. A common use of this circuit is to provide a low current negative supply for analog circuitry or RS232 drivers. With an input voltage of +15V, this circuit will deliver 20mA at -12.6V. By increasing the size of the capacitors, the current capability can be increased and the voltage loss decreased. The practical range of the input frequency is 500Hz to 250kHz. As the frequency goes up, the charge pump capacitors can be made smaller, but the internal losses in the ICL7667 will rise, reducing the circuit efficiency.

Figure 14, a voltage doubler, is very similar in both circuitry and performance. A potential use of Figure 13 would be to supply the higher voltage needed for EEPROM or EPROM programming.

Clock Driver

Some microprocessors (such as the CDP68HC05 families) use a clock signal to control the various LSI peripherals of the family. The ICL7667s combination of low propagation delay, high current drive capability and wide voltage swing make it attractive for this application. Although the ICL7667 is primarily intended for driving power MOSFET gates at 15V, the ICL7667 also works well as a 5V high-speed buffer. Unlike standard 4000 series CMOS, the ICL7667 uses short channel length FETs and the ICL7667 is only slightly slower at 5V than at 15V.




FIGURE 14. VOLTAGE DOUBLER

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com