

MOSFET - Power, Single N-Channel

80 V, 5.5 mΩ, 89 A

NVMFS6D1N08H

Features

- Small Footprint (5x6 mm) for Compact Design
- Low R_{DS(on)} to Minimize Conduction Losses
- Low Q_G and Capacitance to Minimize Driver Losses
- NVMFSW6D1N08H Wettable Flank Option for Enhanced Optical Inspection
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free, Halogen Free/BFR Free, Beryllium Free and are RoHS Compliant

Typical Applications


- Synchronous Rectification
- AC-DC and DC-DC Power Supplies
- AC-DC Adapters (USB PD) SR
- Load Switch

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Parameter		Symbol	Value	Unit	
Drain-to-Source Voltage			V_{DSS}	80	V
Gate-to-Source Voltage			V _{GS}	±20	V
Continuous Drain Current $R_{\theta JC}$ (Note 1)	Steady State	T _C = 25°C	I _D	89	Α
Power Dissipation $R_{\theta JC}$ (Note 1)			P _D	104	W
Continuous Drain Current $R_{\theta JA}$ (Notes 1, 2)	Steady State	T _A = 25°C	I _D	17	Α
Power Dissipation $R_{\theta JA}$ (Notes 1, 2)			P _D	3.8	W
Pulsed Drain Current	$T_A = 25^{\circ}C, t_p = 10 \mu s$		I _{DM}	468	Α
Operating Junction and Storage Temperature Range		T _J , T _{stg}	-55 to +175	°C	
Source Current (Body Diode)			I _S	87	Α
Single Pulse Drain-to-Source Avalanche Energy (I _{AV} = 5.9 A)			E _{AS}	465	mJ
Lead Temperature Soldering Reflow for Soldering Purposes (1/8" from case for 10 s)			TL	300	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX
80 V	5.5 mΩ @ 10 V	89 A



N-CHANNEL MOSFET






DFN5 (SO-8FL) CASE 488AA STYLE 1

DFNW5 (FULL-CUT SO8FL WF) CASE 507BA

MARKING DIAGRAM



XXXXXX = 6D1N08

(NVMFS6D1N08H) or

W6D1N8

(NVMFSW6D1N08H)

A = Assembly Location
Y = Year
W = Work Week
ZZ = Lot Traceability

ORDERING INFORMATION

See detailed ordering, marking and shipping information in the package dimensions section on page 6 of this data sheet.

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State (Note 1)	$R_{\theta JC}$	1.44	°C/W
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	40	

^{1.} The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.

2. Surface–mounted on FR4 board using 1 in² pad size, 1 oz. Cu pad.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise specified)


Parameter	Symbol	Test Condi	tion	Min	Тур	Max	Unit
OFF CHARACTERISTICS	•			•		•	•
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	٨	80			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /	I_D = 250 μ A, ref to 25°	С		43.8		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V,	$T_J = 25^{\circ}C$			10	μΑ
		V _{DS} = 80 V	T _J = 125°C			100	
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = 20 \text{ V}$,			100	nA
ON CHARACTERISTICS (Note 3)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D = 120 \mu$	A	2.0		4.0	V
Threshold Temperature Coefficient	V _{GS(TH)} /T _J	I_D = 250 μ A, ref to 25°	С		-7.08		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V, I _D = 20 A			4.5	5.5	mΩ
Forward Transconductance	9 _{FS}	V _{DS} = 15 V, I _D = 20 A			80		S
Gate-Resistance	R_{G}	T _A = 25°C			1.0		Ω
CHARGES & CAPACITANCES							
Input Capacitance	C _{ISS}	$V_{GS} = 0 V, f = 1 MHz,$	V _{DS} = 40 V		2085		pF
Output Capacitance	C _{OSS}	1			300		
Reverse Transfer Capacitance	C _{RSS}	1			10		
Total Gate Charge	$Q_{G(TOT)}$	V _{GS} = 6 V, V _{DS} = 40 V	′, I _D = 30 A		10		nC
Total Gate Charge	$Q_{G(TOT)}$	V _{GS} = 10 V, V _{DS} = 40	V, I _D = 30 A		32		nC
Gate-to-Source Charge	Q_{GS}	1			10		
Gate-to-Drain Charge	Q_{GD}				6		1
Plateau Voltage	V_{GP}				5		٧
SWITCHING CHARACTERISTICS (Note 3)		-			-		
Turn-On Delay Time	t _{d(ON)}	V _{GS} = 10 V, V _{DS} = 64	V,		18		ns
Rise Time	t _r	$I_D = 30 \text{ A}, R_G = 2.5 \Omega$			50		1
Turn-Off Delay Time	t _{d(OFF)}	1			48		1
Fall Time	t _f				39		1
DRAIN-SOURCE DIODE CHARACTERIST	ics						
Forward Diode Voltage	V_{SD}	$V_{GS} = 0 \text{ V},$ $T_J = 25^{\circ}\text{C}$			0.8	1.2	٧
		I _S = 20 A	T _J = 125°C		0.7		1
Reverse Recovery Time	t _{RR}	$V_{GS} = 0 \text{ V}, dI_{S}/dt = 10$	0 A/μs,		49		ns
Reverse Recovery Charge	Q _{RR}	I _S = 20 A			60		nC

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)(continued)


Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
DRAIN-SOURCE DIODE CHARACTERISTICS						
Charge Time	t _a	$V_{GS} = 0 \text{ V, } dI_{S}/dt = 100 \text{ A/}\mu\text{s,}$		30		ns
Discharge Time	t _b	I _S = 20 A		19		ns

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- Switching characteristics are independent of operating junction temperatures
 R_{θJA} is determined with the device mounted on a 1 in² pad 2 oz copper pad on a 1.5 × 1.5 in. board of FR–4 material. R_{θJC} is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.



a) 53°C/W when mounted on a 1 in² pad of 2 oz copper.



b) 125°C/W when mounted on a minimum pad of 2 oz copper.

- Pulse Test: pulse width < 300 μs, duty cycle < 2%.
 E_{AS} of 465 mJ is based on started T_J = 25°C, I_{AS} = 5.9 A, V_{DD} = 80 V, V_{GS} = 10 V. 100% test at I_{AS} = 8.4 A.
 As an N-ch device, the negative Vgs rating is for low duty cycle pulse occurrence only. No continuous rating is implied.

TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current vs. Voltage

TYPICAL CHARACTERISTICS (continued)




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. I_{PEAK} vs. Time in Avalanche

TYPICAL CHARACTERISTICS (continued)




Figure 13. Thermal Characteristics

DEVICE ORDERING INFORMATION

Device	Marking	Package	Shipping [†]
NVMFS6D1N08HT1G	6D1N08	DFN5 (Pb-Free)	1500 / Tape & Reel
NVMFSW6D1N08HT1G	W6D1N8	DFNW5 (Pb-Free, Wettable Flanks)	1500 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.





0.10

SIDE VIEW

DFN5 5x6, 1.27P (SO-8FL) CASE 488AA ISSUE N

DATE 25 JUN 2018

NOTES:

- DIMENSIONING AND TOLERANCING PER
- ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSION D1 AND E1 DO NOT INCLUDE
- MOLD FLASH PROTRUSIONS OR GATE BURRS

	MILLIMETERS				
DIM	MIN	NOM	MAX		
Α	0.90	1.00	1.10		
A1	0.00		0.05		
b	0.33	0.41	0.51		
С	0.23	0.28	0.33		
D	5.00	5.15	5.30		
D1	4.70	4.90	5.10		
D2	3.80	4.00	4.20		
E	6.00	6.15	6.30		
E1	5.70	5.90	6.10		
E2	3.45	3.65	3.85		
е		1.27 BSC)		
G	0.51	0.575	0.71		
K	1.20	1.35	1.50		
L	0.51	0.575	0.71		
L1	0.125 REF				
М	3.00	3.40	3.80		
θ	0 °		12 °		

GENERIC MARKING DIAGRAM*



XXXXXX = Specific Device Code


= Assembly Location Α


= Lot Traceability

Υ = Year W = Work Week

ZZ

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present. Some products may not follow the Generic Marking.





DETAIL A

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON14036D	Electronic versions are uncontrolled except when accessed directly from the Document Reposition Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DFN5 5x6, 1.27P (SO-8FL)		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

PIN 1

IDENTIFIER

// 0.10 C

○ 0.10 C



DFNW5 5x6 (FULL-CUT SO8FL WF) CASE 507BA


ISSUE A

SEATING PLANE

DATE 03 FEB 2021




DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
CONTROLLING DIMENSION: MILLIMETERS
DIMENSIONS DI AND EI DO NOT INCLUDE MOLD FLASH,
PROTRUSIONS, OR GATE BURRS.
THIS PACKAGE CONTAINS WETTABLE FLANK DESIGN
FEATURES TO AID IN FILLET FORMATION ON THE LEADS DURING MOUNTING.



<u> </u>	-4 Χ θ
	_ C
TAIL A	C SEATING PLANE


MILLIMETERS DIM MIN. NDM. MAX. 0.90 1.00 1.10 Α 0.05 A1 0.00 0.33 0.41 0.51 b 0.28 0.33 C 0.23 D 5.00 5.15 5.30 D1 4.70 4.90 5.10 D2 3.80 4.00 4.20 Ε 6.00 6.30 6.15 E1 5.70 5.90 6.10 E2 3.45 3.85 3.65 e 1.27 BSC G 0.575 0.71 0.51 1.35 1.50 Κ 1.20 0.575 0.51 0.71 L1 0.150 REF М 3.00 3.40 3.80




TOP VIEW

SIDE VIEW

DETAIL A





GENERIC MARKING DIAGRAM*



= Assembly Location Α Υ = Year

W = Work Week 77 = Lot Traceability

XXXXXX = Specific Device Code *This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present. Some products

may not follow the Generic Marking.

RECOMMENDED MOUNTING FOOTPRINT

For additional information on our Pb-Free strategy and soldering details, please download the DN Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98
DOCUMENT NUMBER.	J 30

8AON26450H

Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

DESCRIPTION:

DFNW5 5x6 (FULL-CUT SO8FL WF)

PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales