

LP2953QML Adjustable Micropower Low-Dropout Voltage Regulators

Check for Samples: [LP2953QML,](http://www.ti.com/product/lp2953qml#samples) [LP2953QML-SP](http://www.ti.com/product/lp2953qml-sp#samples)

-
-
-
-
-
- **Very Low Temperature Coefficient**
-
-
- **50 mA (Typical) Output Pulldown Crowbar** function.
- **Compatible Output Levels. Can be used for** when the shutdown is activated.

of regulation. **APPLICATIONS**

- **High-Efficiency Linear Regulator**
-
- **Low Dropout Battery-Powered Regulator** good line and load regulation.
- **Snap-ON/Snap-OFF Regulator**

Connection Diagram

¹FEATURES DESCRIPTION

² The LP2953A is a micropower voltage regulator with **• Output Voltage Adjusts from 1.23V to 29V Ensured 250 mA Output Current • Ensured 250 mA Output Current and the state of the state entity in the state of the state of the state of the state of** light load and 470 mV at 250 mA load current). It is ideally suited for battery-powered systems. **• Low Dropout Voltage Extremely Tight Line and Load Regulation** Furthermore, the quiescent current increases only slightly at dropout, which prolongs battery life.

The LP2953A retains all the desirable characteristics
 • Current and Thermal Limiting
 • Current and Thermal Limiting
 • Current and The CP2951, but offers increased output current,
 • Current and The CP2951, but o additional features, and an improved shutdown

• Auxiliary Comparator Included with CMOS/TTL The internal crowbar pulls the output down quickly

Fault Detection, Low Input Line Detection, etc. The error flag goes low if the output voltage drops out

Reverse battery protection is provided.

The internal voltage reference is made available for **• Regulator with Under-Voltage Shutdown** external use, providing a low-T.C. reference with very

Æ

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

Texas
Instruments

SNVS395C –NOVEMBER 2010–REVISED APRIL 2013 **www.ti.com**

Schematic Diagram

Block Diagram

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

TRUMENTS

Absolute Maximum Ratings(1)

(1) Abs. Max Ratings indicate limits beyond which damage to the device may occur. Operating ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see Electrical Characteristics. The specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

(2) The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{Jmax} (maximum junction temperature), θ_{JA} (package junction to ambient thermal resistance), and T_A (ambient temperature). The maximum allowable power dissipation at any temperature is $P_{Dmax} = (T_{Jmax} - T_A)/\theta_{JA}$ or the number given in the Absolute Maximum Ratings, whichever is lower.

(3) When used in dual-supply systems where the regulator load is returned to a negative supply, the output voltage must be diode-clamped to ground.

(4) May exceed the input supply voltage.

(5) The package material for these devices allows much improved heat transfer over our standard ceramic packages. In order to take full advantage of this improved heat transfer, heat sinking must be provided between the package base (directly beneath the die), and either metal traces on, or thermal vias through, the printed circuit board. Without this additional heat sinking, device power dissipation must be calculated using $\theta_{1\text{A}}$, rather than $\theta_{1\text{C}}$, thermal resistance. It must not be assumed that the device leads will provide substantial heat transfer out the package, since the thermal resistance of the leadframe material is very poor, relative to the material of the package base. The stated θ_{JC} thermal resistance is for the package material only, and does not account for the additional thermal resistance between the package base and the printed circuit board. The user must determine the value of the additional thermal resistance and must combine this with the stated value for the package, to calculate the total allowed power dissipation for the device.

(6) Human body model, 1.5 KΩ in series with 100 pF.

Quality Conformance Inspection

Table 1. Mil-Std-883, Method 5005 - Group A

LP2953A Electrical Characteristics DC Parameters

The following conditions apply, unless otherwise specified. $V_1 = 6V$, $I_L = 1mA$, $C_L = 2.2\mu F$, $V_0 = 5V$ Feedback pin is tied to 5V Tap pin. Output pin is tied to Output Sense Pin.

(1) Dropout voltage is defined as the input to output differential at which the output voltage drops 100 mV below the value measured with a 1V differential. At very low values of programmed output voltage, the input voltage minimum of 2V (2.3V over temperature) must be observed.

Copyright © 2010–2013, Texas Instruments Incorporated [Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SNVS395C&partnum=LP2953QML) 5

LP2953A Electrical Characteristics DC Parameters (continued)

The following conditions apply, unless otherwise specified. $V_1 = 6V$, $I_L = 1mA$, $C_L = 2.2\mu F$, $V_0 = 5V$ Feedback pin is tied to 5V Tap pin. Output pin is tied to Output Sense Pin.

(2) Ground pin current is the regulator quiescent current. The total current drawn from the source is the sum of the ground pin current, output load current, and current through the external resistive divider (if used).

(3) $V_{\text{Shutdown}} \le 1.1V$, $V_{\text{O}} = V_{\text{O}}(\text{Nom})$.

(4) Thermal regulation is the change in output voltage at a time T after a change in power dissipation, excluding load or line regulation effects. Specifications are for a 200 mA load pulse at $V_1 = V_0(Nom) + 15V$ (3W pulse) for T = 10 mS.

(5) $V_{\text{Ref}} \le V_0 \le (V_1 - 1V)$, $2.3V \le V_1 \le 30V$, $100 \mu A \le I_1 \le 250 \mu A$.

(6) $V_{\text{Shutdown}} \le 1.1 \text{ V}, V_{\text{O}} = V_{\text{O}}(\text{Nom}).$

LP2953A Electrical Characteristics Dropout Detection Comparator Parameters

The following conditions apply, unless otherwise specified. $V_1 = 6V$, $I_L = 1 \text{ mA}$, $C_L = 2.2 \mu \text{F}$, $V_0 = 5V$ Feedback pin is tied to 5V Tap pin. Output pin is tied to Output Sense Pin.

(1) Comparator thresholds are expressed in terms of a voltage differential at the Feedback terminal below the nominal V_{Ref} measured at V_I $= V_O(Nom) + 1V$. To express these thresholds in terms of output voltage change, multiply by the Error amplifier gain, which is V_O/ V_{Ref} = (R1 + R2)/R2 (refer to [Figure 31\)](#page-14-0).

LP2953A Electrical Characteristics SHUTDOWN Input Parameters

The following conditions apply, unless otherwise specified. $V_1 = 6V$, $I_1 = 1 \text{ mA}$, $C_1 = 2.2 \mu \text{F}$, $V_0 = 5V$ Feedback pin is tied to 5V Tap pin. Output pin is tied to Output Sense Pin.

LP2953A Electrical Characteristics Auxillary Comparator Parameters

The following conditions apply, unless otherwise specified. $V_1 = 6V$, $I_1 = 1 \text{ mA}$, $C_1 = 2.2 \mu \text{F}$, $V_0 = 5V$ Feedback pin is tied to 5V Tap pin. Output pin is tied to Output Sense Pin.

Copyright © 2010–2013, Texas Instruments Incorporated Texas [Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SNVS395C&partnum=LP2953QML) 7

LP2953A Electrical Characteristics DC Drift Parameters

The following conditions apply, unless otherwise specified. $V_1 = 6V$, $I_L = 1mA$, $C_L = 2.2\mu F$, $V_0 = 5V$ Feedback pin is tied to 5V Tap pin. Output pin is tied to Output Sense Pin. Δcalculations performed on QMLV devices at group B , subgroup 5.

NSTRUMENTS

Texas

8 [Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SNVS395C&partnum=LP2953QML) Copyright © 2010–2013, Texas Instruments Incorporated

Typical Performance Characteristics

Unless otherwise specified: $V_1 = 6V$, $I_L = 1$ mA, $C_L = 2.2 \mu F$, $V_{SD} = 3V$, $T_A = 25^{\circ}C$, $V_O = 5V$.

Typical Performance Characteristics (continued) Unless otherwise specified: $V_1 = 6V$, $I_L = 1$ mA, $C_L = 2.2$ μ F, $V_{SD} = 3V$, $T_A = 25^{\circ}$ C, $V_O = 5V$.
Ripple Rejection
Ripple Rejection **Ripple Rejection Ripple Rejection** 100 90 80 $= 100 \text{ mA}$ ı, RIPPLE REJECTION (db) RIPPLE REJECTION (db) 70 80 $70\,$ 60 \equiv $250 m/$ ı, 60 50 $I_L = 1 \text{ mA}$ 50 40 40 30 30 $2\,0$ 10_m 20 10 0.01 0.1 100 1000 0.1 100 1000 $\mathbf{1}$ 10 0.01 10 $\overline{1}$ FREQUENCY (KHz) FREQUENCY (KHz) **Figure 9. Figure 10. Ripple Rejection Line Transient Response** 100 OUTPUT VOLTAGE
CHANGE (mV) 400 $= 10 \text{ mA}$ 90 I, RIPPLE REJECTION (db) 80 θ 70 $=$ -400 60 $50\,$ 8V INPUT
VOLTAGE 40 \equiv 100μ A 30 $6V$ 20 $\mathbf 0$ 0.2 0.4 0.6 $0.8\,$ $\overline{1}$ 0.01 0.1 10 100 1000 $\overline{1}$ TIME (ms) FREQUENCY (KHz) **Figure 11. Figure 12. Line Transient Response Current Construction Current Current** $= 33 \mu F$ C_{\parallel} 80 $= 10 \text{ mA}$ OUTPUT VOLTAGE
CHANGE (mV) OUTPUT IMPEDANCE (0) 40 10 $\pmb{0}$ -40 INPUT
VOLTAGE $8V$ $\mathbf 0.$ $6V$ 0.0 $\mathbf 0$ $\sqrt{2}$ $\overline{3}$ $\overline{4}$ $\overline{5}$ 1 0.01 0.1 10 100 1000 -1 TIME (ms)

FREQUENCY (KHz) **Figure 13. Figure 14.**

EXAS

NSTRUMENTS

Typical Performance Characteristics (continued) Unless otherwise specified: $V_1 = 6V$, $I_L = 1$ mA, $C_L = 2.2 \mu F$, $V_{SD} = 3V$, $T_A = 25^{\circ}C$, $V_O = 5V$.
Feedback Bias Current
Feedback Bias Current **Feedback Bias Current** 50 20 $\overline{0}$ FEEDBACK CURRENT (µA) 10 BIAS CURRENT (nA) -50 $\pmb{0}$ $= 125^{\circ}$ C -100 -10 -150 $= 25^{\circ}$ C T_A -20 -200 55% -30 -250 $-75 - 50 - 25$ 0 25 50 75 100 125 150 -0.5 $\pmb{0}$ 0.5 1.0 $-2.0 - 1.5$ -1.0 TEMPERATURE (°C) FEEDBACK VOLTAGE (V) **Figure 21. Figure 22. Error Output** Comparator Sink Current 8 125° T_A 6 2.0 COMPARATOR OUTPUT (V) SINK CURRENT (mA) $\overline{4}$ 1.5 $= 25°$ т, **HYSTERESIS** $\overline{2}$ 1.0 T_A $= -55^{\circ}$ C $\pmb{\mathsf{0}}$ 0.5 NOTE: PULLUP RESISTOR TO SEPARATE 5V SUPPLY -2 0.0 0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 $\overline{2}$ $\overline{3}$ $\overline{4}$ $\overline{5}$ $\overline{6}$ $\overline{1}$ INPUT VOLTAGE (V) OUTPUT LOW VOLTAGE (V) **Figure 23. Figure 24. Dropout Detection Comparator Divider Resistance**

FERSION

EXERISION

COWER THRESHOLD

COWER THRESHOLD

COWER THRESHOLD

COWER THRESHOLD

COWER THRESH

COWER THRESHOLD

COWER THRESHOLD

COWER THRESH COMER THRESH

COWER THRESH COWER THRESH

COWER THRE 500 RESISTANCE FROM VSENSE TO GND (KO) 5V VERSION **DUTPUT** -600 LOWER THRESHOLD 400 -500 TO REGULATOR -400 -300 300 REFERRED -200 **UPPER THRESHOLD** -100 200 -0 $-75 - 50 - 25$ 0 25 50 75 100 125 150 100 TEMPERATURE (°C) $-75 - 50 - 25$ 0 25 50 75 100 125 150

Figure 25. Figure 26.

TEMPERATURE (°C)

12 [Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SNVS395C&partnum=LP2953QML) Copyright © 2010–2013, Texas Instruments Incorporated

www.ti.com SNVS395C –NOVEMBER 2010–REVISED APRIL 2013 **Typical Performance Characteristics (continued)** Unless otherwise specified: $V_1 = 6V$, $I_L = 1$ mA, $C_L = 2.2 \mu F$, $V_{SD} = 3V$, $T_A = 25^{\circ}C$, $V_O = 5V$.
Minimum **Minimum Operating Voltage** OUTPUT VOLTAGE
CHANGE (mV) 15 MINIMUM OPERATING VOLTAGE (V) 2.2 10 $\overline{}$ 2.1 REFERENCE AND REGULATOR \mathfrak{o} (REGULATOR OUTPUT = $1.23V$). $-5\frac{1}{2}$ 2.0 POWER
DISSIPATION (W) $\sqrt{4}$ \overline{c} 1.9 $\pmb{\mathsf{o}}$ 1.8 $1,7$ o $10\,$ $20\,$ 30 40 -75 -50 -25 0 25 50 75 100 125 150 TIME (ms) TEMPERATURE (°C) **Figure 27. Figure 28. Dropout Voltage** 1.0 0.8 DROPOUT VOLTAGE (V)

 0.6

 0.4

 0.2

 0.0 -60

Figure 29.

TEMPERATURE (°C)

 40

 -10

 $= 250 \text{ mA}$

 $\sqrt{25}$ m^A \geq

 $=$ 50 mA

 $= 1 mA$ I,

90

 140

APPLICATION HINTS

Ground Pins

For the LP2953 16–Pin Ceramic SOIC, Pins 1, 8, 9, 16 MUST BE SHORTED TOGETHER ON CUSTOMER'S P.C. BOARD APPLICATION.

Heatsink Requirements

The maximum allowable power dissipation for the LP2953 is limited by the maximum junction temperature (+150°C) and the two parameters that determine how quickly heat flows away from the die: the ambient temperature and the junction-to-ambient thermal resistance of the part.

The military parts which are manufactured in ceramic DIP packages contain a KOVAR lead frame (unlike the industrial parts, which have a copper lead frame). The KOVAR material is necessary to attain the hermetic seal required in military applications.

The KOVAR lead frame does not conduct heat as well as copper, which means that the PC board copper can not be used to significantly reduce the overall junction-to-ambient thermal resistance.

The power dissipation calculations are done using a fixed value for $\theta_{(J-A)}$, the junction-to-ambient thermal resistance, of 134°C/W and can not be changed by adding copper foil patterns to the PC board. This leads to an important fact: The maximum allowable power dissipation in any application using the LP2953 is dependent only on the ambient temperature:

$$
P(max) = T_{R(max)} / \theta_{(J-A)}
$$

$$
P(max) = \frac{T_{J(max)} - T_{A(max)}}{\theta_{(J-A)}}
$$

$$
P(max) = \frac{150 - T_{A(max)}}{95}
$$

(1)

External Capacitors

 \equiv \pm

A 2.2 μF (or greater) capacitor is required between the output pin and ground to assure stability when the output is set to 5V. Without this capacitor, the part will oscillate. Most type of tantalum or aluminum electrolytics will work here. Film types will work, but are more expensive. Many aluminum electrolytics contain electrolytes which freeze at −30°C, which requires the use of solid tantalums below −25°C. The important parameters of the capacitor are an ESR of about 5Ω or less and a resonant frequency above 500 kHz (the ESR may increase by a factor of **20** or **30** as the temperature is reduced from 25°C to −30°C). The value of this capacitor may be increased without limit.

At lower values of output current, less output capacitance is required for stability. The capacitor can be reduced to 0.68 μF for currents below 10 mA or 0.22 μF for currents below 1 mA.

Programming the output for voltages below 5V runs the error amplifier at lower gains requiring more output capacitance for stability. At 3.3V output, a minimum of 4.7 μF is required. For the worst-case condition of 1.23V output and 250 mA of load current, a 6.8 μF (or larger) capacitor should be used.

A 1 μF capacitor should be placed from the input pin to ground if there is more than 10 inches of wire between the input and the AC filter capacitor or if a battery input is used.

Stray capacitance to the Feedback terminal can cause instability. This problem is most likely to appear when using high value external resistors to set the output voltage. Adding a 100 pF capacitor between the Output and Feedback pins and increasing the output capacitance to 6.8 μF (or greater) will cure the problem.

Minimum Load

When setting the output voltage using an external resistive divider, a minimum current of 1 μA is recommended through the resistors to provide a minimum load.

It should be noted that a minimum load current is specified in several of the electrical characteristic test conditions, so this value must be used to obtain correlation on these tested limits.

Figure 30. Power Derating Curve for LP2953

Programming the Output Voltage

The regulator may be pin-strapped for 5V operation using its internal resistive divider by tying the Output and Sense pins together and also tying the Feedback and 5V Tap pins together.

Alternatively, it may be programmed for any voltage between the 1.23V reference and the 30V maximum rating using an external pair of resistors (see [Figure 31](#page-14-0)). The complete equation for the output voltage is:

$$
V_{\text{OUT}} = V_{\text{REF}} \times \left(1 + \frac{\text{R1}}{\text{R2}}\right) + (I_{\text{FB}} \times \text{R1})
$$
\n(2)

where V_{RFF} is the 1.23V reference and I_{FB} is the Feedback pin bias current (−20 nA typical). The minimum recommended load current of 1 μA sets an upper limit of 1.2 MΩ on the value of R2 in cases where the regulator must work with no load (see [Minimum Load](#page-13-0)). I_{FB} will produce a typical 2% error in V_O which can be eliminated at room temperature by trimming R1. For better accuracy, choosing R2 = 100 kΩ will reduce this error to 0.17% while increasing the resistor program current to 12 μA. Since the typical quiescent current is 120 μA, this added current is negligible.

* See [Application Hints](#page-13-1)

** Drive with TTL-low to shut down

Figure 31. Adjustable Regulator

Dropout Voltage

The dropout voltage of the regulator is defined as the minimum input-to-output voltage differential required for the output voltage to stay within 100 mV of the output voltage measured with a 1V differential. The dropout voltage is independent of the programmed output voltage.

Copyright © 2010–2013, Texas Instruments Incorporated [Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SNVS395C&partnum=LP2953QML) 15

Dropout Detection Comparator

This comparator produces a logic "LOW" whenever the output falls out of regulation by more than about 5%. This figure results from the comparator's built-in offset of 60 mV divided by the 1.23V reference (refer to [Block](#page-2-0) [Diagram\)](#page-2-0). The 5% low trip level remains constant regardless of the programmed output voltage. An out-ofregulation condition can result from low input voltage, current limiting, or thermal limiting.

[Figure 32](#page-15-0) gives a timing diagram showing the relationship between the output voltage, the ERROR output, and input voltage as the input voltage is ramped up and down to a regulator programmed for 5V output. The ERROR signal becomes low at about 1.3V input. It goes high at about 5V input, where the output equals 4.75V. Since the dropout voltage is load dependent, the **input** voltage trip points will vary with load current. The **output** voltage trip point does not vary.

The comparator has an open-collector output which requires an external pull-up resistor. This resistor may be connected to the regulator output or some other supply voltage. Using the regulator output prevents an invalid "HIGH" on the comparator output which occurs if it is pulled up to an external voltage while the regulator input voltage is reduced below 1.3V. In selecting a value for the pull-up resistor, note that while the output can sink 400 μA, this current adds to battery drain. Suggested values range from 100 kΩ to 1 MΩ. This resistor is not required if the output is unused.

When $V_{IN} \le 1.3V$, the error flag pin becomes a high impedance, allowing the error flag voltage to rise to its pullup voltage. Using V_{OUT} as the pull-up voltage (rather than an external 5V source) will keep the error flag voltage below 1.2V (typical) in this condition. The user may wish to divide down the error flag voltage using equal-value resistors (10 kΩ suggested) to ensure a low-level logic signal during any fault condition, while still allowing a valid high logic level during normal operation.

* In shutdown mode, ERROR will go high if it has been pulled up to an external supply. To avoid this invalid response, pull up to regulator output.

** Exact value depends on dropout voltage. (See [Application Hints\)](#page-13-1)

Figure 32. ERROR Output Timing

Output Isolation

The regulator output can be left connected to an active voltage source (such as a battery) with the regulator input power shut off, **as long as the regulator ground pin is connected to ground.** If the ground pin is left floating, **damage to the regulator can occur** if the output is pulled up by an external voltage source.

Reducing Output Noise

In reference applications it may be advantageous to reduce the AC noise present on the output. One method is to reduce regulator bandwidth by increasing output capacitance. This is relatively inefficient, since large increases in capacitance are required to get significant improvement.

Noise can be reduced more effectively by a bypass capacitor placed across R1 (refer to [Figure 31\)](#page-14-0). The formula for selecting the capacitor to be used is:

$$
C_{\text{B}} = \frac{1}{2\pi R1 \times 20 Hz}
$$

(3)

This gives a value of about 0.1 μF. When this is used, the output capacitor must be 6.8 μF (or greater) to maintain stability. The 0.1 μF capacitor reduces the high frequency gain of the circuit to unity, lowering the output noise from 260 μV to 80 μV using a 10 Hz to 100 kHz bandwidth. Also, noise is no longer proportional to the output voltage, so improvements are more pronounced at high output voltages.

Auxiliary Comparator

The LP2953 contains an auxiliary comparator whose inverting input is connected to the 1.23V reference. The auxiliary comparator has an open-collector output whose electrical characteristics are similar to the dropout detection comparator. The non-inverting input and output are brought out for external connections.

SHUTDOWN Input

A logic-level signal will shut off the regulator output when a "LOW" (<1.2V) is applied to the Shutdown input.

To prevent possible mis-operation, the Shutdown input must be actively terminated. If the input is driven from open-collector logic, a pull-up resistor (20 kΩ to 100 kΩ recommended) should be connected from the Shutdown input to the regulator input.

If the Shutdown input is driven from a source that actively pulls high and low (like an op-amp), the pull-up resistor is not required, but may be used.

If the shutdown function is not to be used, the cost of the pull-up resistor can be saved by simply tying the Shutdown input directly to the regulator input.

IMPORTANT: Since the [Absolute Maximum Ratings](#page-3-0) state that the Shutdown input can not go more than 0.3V below ground, the reverse-battery protection feature which protects the regulator input is sacrificed if the Shutdown input is tied directly to the regulator input.

If reverse-battery protection is required in an application, the pull-up resistor between the Shutdown input and the regulator input must be used.

Typical Applications

Figure 33. Basic 5V Regulator

* Output voltage equals +V_{IN} minum dropout voltage, which varies with output current. Current limits at a maximum of 380 mA (typical).

** Select R1 so that the comparator input voltage is 1.23V at the output voltage which corresponds to the desired fault current value.

* Connect to Logic or μP control inputs.

LOW BATT flag warns the user that the battery has discharged down to about 5.8V, giving the user time to recharge the battery or power down some hardware with high power requirements. The output is still in regulation at this time. OUT OF REGULATION flag indicates when the battery is almost completely discharged, and can be used to initiate a power-down sequence.

> **Figure 36. 5V Regulator with Error Flags for LOW BATTERY and OUT OF REGULATION**

The circuit switches to the NI-CAD backup battery when the main battery voltage drops below about 5.6V, and returns to the main battery when its voltage is recharged to about 6V.

The 5V MAIN output powers circuitry which requires no backup, and the 5V MEMORY output powers critical circuitry which can not be allowed to lose power.

* The BATTERY LOW flag goes low whenever the circuit switches to the NI-CAD backup battery.

Figure 37. 5V Battery Powered Supply with Backup and Low Battery Flag

EXAS **STRUMENTS**

SNVS395C –NOVEMBER 2010–REVISED APRIL 2013 **www.ti.com**

* Connect to Logic or μP control inputs.

OUTPUT has SNAP-ON/SNAP-OFF feature.

LOW BATT flag warns the user that the battery has discharged down to about 5.8V, giving the user time to recharge the battery or shut down hardware with high power requirements. The output is still in regulation at this time. OUT OF REGULATION flag goes low if the output goes below about 4.7V, which could occur from a load fault. OUTPUT has SNAP-ON/SNAP-OFF feature. Regulator snaps ON at about 5.7V input, and OFF at about 5.6V.

Figure 41. 5V Regulator with Timed Power-On Reset, Snap-On/Snap-Off Feature and Hysteresis

 $Td = (0.28) RC = 28 ms$ for components shown.

Figure 42. Timing Diagram

REVISION HISTORY SECTION

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

PACKAGE OPTION ADDENDUM

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LP2953QML, LP2953QML-SP :

• Military : [LP2953QML](http://focus.ti.com/docs/prod/folders/print/lp2953qml.html)

_● Space : <mark>[LP2953QML-SP](http://focus.ti.com/docs/prod/folders/print/lp2953qml-sp.html)</mark>

NOTE: Qualified Version Definitions:

- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application

TEXAS NSTRUMENTS

www ti com www.ti.com 23-Jun-2023

TRAY

Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nominal

PACKAGE OUTLINE

NAC0016A CFP - 2.33mm max height

CERAMIC FLATPACK

- 1. Controlling dimension is Inch. Values in [] are milimeters. Dimensions in () for reference only.
- 2. For solder thickness and composition, see the "Lead Finish Composition/Thickness" link in the packaging section of the
- Texas Instruments website 3. Lead 1 identification shall be:
- a) A notch or other mark within this area
- b) A tab on lead 1, either side
- 4. No JEDEC registration as of December 2021

EXAMPLE BOARD LAYOUT

NAC0016A CFP - 2.33mm max height

CERAMIC FLATPACK

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/terms-conditions/terms-of-sale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated