

# OPA337, OPA2337 OPA338, OPA2338

SBOS077B - JUNE 1997 - REVISED MARCH 2005

# MicroSIZE, Single-Supply CMOS OPERATIONAL AMPLIFIERS MicroAmplifier™ Series

#### **FEATURES**

- MicroSIZE PACKAGES: SOT23-5, SOT23-8
- SINGLE-SUPPLY OPERATION
- RAIL-TO-RAIL OUTPUT SWING
- FET-INPUT: I<sub>B</sub> = 10pA max
- HIGH SPEED:

OPA337: 3MHz, 1.2V/ $\mu$ s (G = 1) OPA338: 12.5MHz, 4.6V/ $\mu$ s (G = 5)

- OPERATION FROM 2.5V to 5.5V
- HIGH OPEN-LOOP GAIN: 120dB
- LOW QUIESCENT CURRENT: 525µA/amp
- SINGLE AND DUAL VERSIONS

#### **APPLICATIONS**

- BATTERY-POWERED INSTRUMENTS
- PHOTODIODE PRE-AMPS
- MEDICAL INSTRUMENTS
- TEST EQUIPMENT
- AUDIO SYSTEMS
- DRIVING ADCs
- CONSUMER PRODUCTS

SPICE model available at www.ti.com.


#### DESCRIPTION

The OPA337 and OPA338 series rail-to-rail output CMOS operational amplifiers are designed for low cost and miniature applications. Packaged in the SOT23-8, the OPA2337EA and OPA2338EA are Texas Instruments' smallest dual op amps. At 1/4 the size of a conventional SO-8 surface-mount, they are ideal for space-sensitive applications.


Utilizing advanced CMOS technology, the OPA337 and OPA338 op amps provide low bias current, high-speed operation, high open-loop gain, and rail-to-rail output swing. They operate on a single supply with operation as low as 2.5V while drawing only 525µA quiescent current. In addition, the input common-mode voltage range includes ground—ideal for single-supply operation.


The OPA337 series is unity-gain stable. The OPA338 series is optimized for gains greater than or equal to 5. They are easy-to-use and free from phase inversion and overload problems found in some other op amps. Excellent performance is maintained as the amplifiers swing to their specified limits. The dual versions feature completely independent circuitry for lowest crosstalk and freedom from interaction, even when overdriven or overloaded.

	G = 1 S	TABLE	G ≥ 5 STABLE				
PACKAGE	SINGLE OPA337	DUAL OPA2337	SINGLE OPA338	DUAL OPA2338			
SOT23-5	~		~				
SOT23-8		~		~			
MSOP-8	V						
SO-8	V	~	V	~			
DIP-8	~	~					



NC = No Connection





NOTE: (1) DIP AND MSOP-8 versions for OPA337, OPA2337 only.

DIP-8<sup>(1)</sup>, SO-8, SOT23-8



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



SBOS077B - JUNE 1997 - REVISED MARCH 2005



#### **ABSOLUTE MAXIMUM RATINGS(1)**

Supply Voltage
Input Voltage(2) (V–) – 0.5V to (V+) + 0.5V
Input Current <sup>(2)</sup>
Output Short Circuit <sup>(3)</sup> Continuous
Operating Temperature55°C to +125°C
Storage Temperature
Junction Temperature
Lead Temperature (soldering, 10s)

- (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not supported.
- (2) Input signal voltage is limited by internal diodes connected to power supplies. See text.
- (3) Short-circuit to ground, one amplifier per package.

# 18.3

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe

proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### ORDERING INFORMATION(1)

PRODUCT	DESCRIPTION	PACKAGE-LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY				
OPA337 Series											
		SOT23-5	DBV		C37	OPA337NA/250	Tape and Reel, 250				
		50123-5	DBA		C37	OPA337NA/3K	Tape and Reel, 3000				
		MSOP-8 DGK		G37	OPA337EA/250	Tape and Reel, 250					
OPA337	Single, G = 1 Stable	WISOP-8	DGK	-40°C to +85°C	G37	OPA337EA/2K5	Tape and Reel, 2500				
		DIP-8	Р		OPA337PA	OPA337PA	Rails				
		SO-8		OPA337UA	OPA337UA	Rails					
		Surface-Mount	U		OPA337UA	OPA337UA/2K5	Tape and Reel, 2500				
		SOT23-8	DCN		A7	OPA2337EA/250	Tape and Reel, 250				
	5 .	5 .	5 .	30123-6	DCN		Α/	OPA2337EA/3K	Tape and Reel, 3000		
OPA2337	Dual, G = 1 Stable	DIP-8	Р	-40°C to +85°C	OPA2337PA	OPA2337PA	Rails				
	G = 1 Glable					SO-8	D		OPA2337UA	OPA2337UA	Rails
		Surface-Mount	D		OFAZ3370A	OPA2337UA/2K5	Tape and Reel, 2500				
OPA338 Series											
		SOT23-5	DBV		A38	OPA338NA/250	Tape and Reel, 250				
OPA338	Single,	30123-3	DBV	-40°C to +85°C	AJO	OPA338NA/3K	Tape and Reel, 3000				
OFA336	G ≥ 5 Stable	SO-8	D	-40 C to +65 C	OPA338UA	OPA338UA	Rails				
		Surface-Mount	D		OFA3360A	OPA338UA/2K5	Tape and Reel, 2500				
		SOT23-8	DCN		A8	OPA2338EA/250	Tape and Reel, 250				
OPA2338	Dual,	30123-6	DCN	-40°C to +85°C	Ao	OPA2338EA/3K	Tape and Reel, 3000				
OFA2330	G ≥ 5 Stable	SO-8	D	-40 C to +65°C	OPA2338UA	OPA2338UA	Rails				
		Surface-Mount	D		OFA2330UA	OPA2338UA/2K5	Tape and Reel, 2500				

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum located at the end of this data sheet.



ELECTRICAL CHARACTERISTICS:  $V_S = 2.7V$  to 5.5V Boldface limits apply over the specified temperature range, -40°C to +85°C,  $V_S = 5V$ .

At  $T_A = +25^{\circ}C$  and  $R_L = 25k\Omega$  connected to  $V_S/2$ , unless otherwise noted.

				A337, OPA2 A338, OPA2		LINIT
PARAMETER		CONDITION	MIN	TYP(1)	MAX	UNIT
OFFSET VOLTAGE						
Input Offset Voltage	Vos			±0.5	±3	mV
$T_A = -40^{\circ}C$ to $+85^{\circ}C$					±3.5	mV
vs Temperature	$dV_{OS}/dT$			±2		μV/°C
vs Power-Supply Rejection Ratio	PSRR	$V_S = 2.7V \text{ to } 5.5V$		25	125	μV/V
$T_A = -40^{\circ}C$ to $+85^{\circ}C$		$V_S = 2.7V \text{ to } 5.5V$			125	μV/V
Channel Separation (dual versions)		dc		0.3		μV/V
INPUT BIAS CURRENT						
Input Bias Current	$I_{B}$			±0.2	±10	pА
$T_A = -40^{\circ}C$ to $+85^{\circ}C$			Se	e Typical Cu	irve	
Input Offset Current	los			±0.2	±10	pА
NOISE						
Input Voltage Noise, f = 0.1Hz to 10Hz				6		μ۷ <u>Ρ</u> Ρ
Input Voltage Noise Density, f = 1kHz	en			26		nV/√Hz
Current Noise Density, f = 1kHz	in			0.6		fA/√Hz
INPUT VOLTAGE RANGE						
Common-Mode Voltage Range	VCM	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	-0.2		(V+) - 1.2	V
Common-Mode Rejection Ratio	CMRR	$-0.2V < V_{CM} < (V+) - 1.2V$	74	90		dB
$T_A = -40^{\circ}C$ to $+85^{\circ}C$		$-0.2V < V_{CM} < (V+) - 1.2V$	74			dB
INPUT IMPEDANCE						
Differential				10 <sup>13</sup>   2		Ω   pF
Common-Mode				1013   4		Ω   pF
OPEN-LOOP GAIN						
Open-Loop Voltage Gain	AOL	$R_L = 25k\Omega$ , $125mV < V_O < (V+) - 125mV$	100	120		dB
$T_A = -40^{\circ}C$ to $+85^{\circ}C$		$R_L = 25k\Omega$ , $125mV < V_O < (V+) - 125mV$	100			dB
		$R_L = 5k\Omega$ , $500mV < V_O < (V+) - 500mV$	100	114		dB
$T_A = -40^{\circ}C$ to $+85^{\circ}C$		$R_L = 5k\Omega$ , 500mV < $V_O$ < (V+) - 500mV	100			dB
OPA337 FREQUENCY RESPONSE						
Gain-Bandwidth Product	GBW	$V_S = 5V, G = 1$		3		MHz
Slew Rate	SR	V <sub>S</sub> = 5V, G = 1		1.2		V/μs
Settling TIme: 0.1%		$V_S = 5V$ , 2V Step, $C_L = 100pF$ , $G = 1$		2		μs
0.01%		$V_S = 5V$ , 2V Step, $C_L = 100pF$ , $G = 1$		2.5		μs
Overload Recovery Time		$V_{IN} \times G = V_S$		2		μs
Total Harmonic Distortion + Noise	THD+N	$V_S = 5V, V_O = 3V_{PP}, G = 1, f = 1kHz$		0.001		%
OPA338 FREQUENCY RESPONSE						
Gain-Bandwidth Product	GBW	$V_S = 5V, G = 5$		12.5		MHz
Slew Rate	SR	V <sub>S</sub> = 5V, G = 5		4.6		V/μs
Settling TIme: 0.1%		V <sub>S</sub> = 5V, 2V Step, C <sub>L</sub> = 100pF, G = 5		1.4		μs
0.01%		$V_S = 5V$ , 2V Step, $C_L = 100pF$ , $G = 5$		1.9		μs
Overload Recovery Time		$V_{IN} \times G = V_{S}$		0.5		μs
Total Harmonic Distortion + Noise	THD+N	$V_S = 5V$ , $V_O = 3V_{PP}$ , $G = 5$ , $f = 1kHz$		0.0035		%

<sup>(1)</sup>  $V_S = 5V$ .

<sup>(2)</sup> Output voltage swings are measured between the output and negative and positive power-supply rails.



ELECTRICAL CHARACTERISTICS:  $V_S = 2.7V$  to 5.5V (continued) Boldface limits apply over the specified temperature range, -40°C to +85°C,  $V_S = 5V$ .

At T<sub>A</sub> = +25°C and R<sub>L</sub> = 25k $\Omega$  connected to V<sub>S</sub>/2, unless otherwise noted.


			OPA337, OPA2337, OPA338, OPA2338			
PARAMETER		CONDITION	MIN	TYP(1)	MAX	UNIT
OUTPUT						
Voltage Output Swing from Rail <sup>(2)</sup>		$R_L = 25k\Omega$ , $A_{OL} \ge 100dB$		40	125	mV
$T_A = -40^{\circ}C$ to $+85^{\circ}C$		$R_L = 25k\Omega$ , $A_{OL} \ge 100dB$			125	mV
		$R_L = 5k\Omega$ , $A_{OL} \ge 100dB$		150	500	mV
$T_A = -40^{\circ}C$ to $+85^{\circ}C$		$R_L = 5k\Omega$ , $A_{OL} \ge 100dB$			500	mV
Short-Circuit Current				±9		mA
Capacitive Load Drive			Se	e Typical Cu	rve	
POWER SUPPLY						
Specified Voltage Range	٧s	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	2.7	ĺ	5.5	V
Minimum Operating Voltage				2.5		V
Quiescent Current (per amplifier)	IQ	IO = 0		0.525	1	mA
$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		IO = 0			1.2	mA
TEMPERATURE RANGE						
Specified Range			-40		+85	°C
Operating Range			-55		+125	°C
Storage Range			-55		+125	°C
Thermal Resistance	$\theta$ JA					
SOT23-5 Surface-Mount				200		°C/W
SOT23-8 Surface-Mount				200		°C/W
MSOP-8				150		°C/W
SO-8 Surface-Mount				150		°C/W
DIP-8				100		°C/W


<sup>(2)</sup> Output voltage swings are measured between the output and negative and positive power-supply rails.





#### TYPICAL CHARACTERISTICS


At  $T_A$  = +25°C,  $V_S$  = +5V, and  $R_L$  = 25k $\Omega$  connected to  $V_S/2$ , unless otherwise noted.




















#### **TYPICAL CHARACTERISTICS (continued)**


At  $T_A = +25$ °C,  $V_S = +5V$ , and  $R_L = 25k\Omega$  connected to  $V_S/2$ , unless otherwise noted.




















#### **TYPICAL CHARACTERISTICS (continued)**


At  $T_A = +25$ °C,  $V_S = +5V$ , and  $R_L = 25k\Omega$  connected to  $V_S/2$ , unless otherwise noted.
















#### APPLICATIONS INFORMATION

The OPA337 and OPA338 series are fabricated on a state-of-the-art CMOS process. The OPA337 series is unity-gain stable. The OPA338 series is optimized for gains greater than or equal to 5. Both are suitable for a wide range of general-purpose applications. Power-supply pins should be bypassed with  $0.01\mu F$  ceramic capacitors.

#### **OPERATING VOLTAGE**

The OPA337 series and OPA338 series can operate from a +2.5V to +5.5V single supply with excellent performance. Unlike most op amps which are specified at only one supply voltage, these op amps are specified for real-world applications; a single limit applies throughout the +2.7V to +5.5V supply range. This allows a designer to have the same assured performance at any supply voltage within the specified voltage range. Most behavior remains unchanged throughout the full operating voltage range. Parameters which vary significantly with operating voltage are shown in the Typical Characteristic curves.

#### **INPUT VOLTAGE**

The input common-mode range extends from (V-) - 0.2V to (V+) - 1.2V. For normal operation, inputs should be limited to this range. The absolute maximum input voltage is 500mV beyond the supplies. Inputs greater than the input common-mode range but less than maximum input voltage, while not valid, will not cause any damage to the op amp. Furthermore, if input current is limited the inputs may go beyond the power supplies without phase inversion (as shown in Figure 1) unlike some other op amps.




Figure 1. OPA337—No Phase Inversion with Inputs Greater than the Power-Supply Voltage

Normally, input currents are 0.2pA. However, large inputs (greater than 500mV beyond the supply rails) can cause excessive current to flow in or out of the input pins. Therefore, as well as keeping the input voltage below the maximum rating, it is also important to limit the input current to less than 10mA. This is easily accomplished with an input resistor as shown in Figure 2.




Figure 2. Input Current Protection for Voltages
Exceeding the Supply Voltage

#### **USING THE OPA338 IN LOW GAINS**

The OPA338 series is optimized for gains greater than or equal to 5. It has significantly wider bandwidth (12.5MHz) and faster slew rate (4.6V/ $\mu$ s) when compared to the OPA337 series. The OPA338 series can be used in lower gain configurations at low frequencies while maintaining its high slew rate with the proper compensation.

Figure 3 shows the OPA338 in a unity-gain buffer configuration. At dc, the compensation capacitor  $C_1$  is effectively *open* resulting in 100% feedback (closed-loop gain = 1). As frequency increases,  $C_1$  becomes lower impedance and closed-loop gain increases, eventually becoming  $1 + R_2/R_1$  (in this case 5, which is equal to the minimum gain required for stability).




Figure 3. Compensation of the OPA338 for Unity-Gain Buffer



The required compensation capacitor value can be determined from the following equation:

$$C_1 = 1/(2\pi f_C R_1)$$

Since  $f_C$  may shift with process variations, it is recommended that a value less than  $f_C$  be used for determining  $C_1.$  With  $f_C=1 MHz$  and  $R_1=2.5 k\Omega,$  the compensation capacitor is about 68pF.

The selection of the compensation capacitor  $C_1$  is important. A proper value ensures that the closed-loop circuit gain is greater than or equal to 5 at high frequencies. Referring to the *Open-Loop Gain vs Frequency* plot in the Typical Characteristics section, the OPA338 gain line (dashed in the curve) has a constant slope (–20dB/decade) up to approximately 3MHz. This frequency is referred to as  $f_C$ . Beyond  $f_C$  the slope of the curve increases, suggesting that closed-loop gains less than 5 are not appropriate.

Figure 4 shows a compensation technique using an inverting configuration. The low-frequency gain is set by the resistor ratio while the high-frequency gain is set by the capacitor ratio. As with the noninverting circuit, for frequencies above  $f_C$  the gain must be greater than the recommended minimum stable gain for the op amp.




Figure 4. Inverting Compensation Circuit of the OPA338 for Low Gain

Resistors  $R_1$  and  $R_2$  are chosen to set the desired dc signal gain. Then the value for  $C_2$  is determined as follows:

$$C_2 = 1/(2\pi f_C R_2)$$

C<sub>1</sub> is determined from the desired high-frequency gain (G<sub>H</sub>):

$$C_1 = (G_H - 1) \times C_2$$

For a desired dc gain of 2 and high-frequency gain of 10, the following resistor and capacitor values result:

$$R_1 = 10k\Omega$$
  $C_1 = 150pF$   $R_2 = 5k\Omega$   $C_2 = 15pF$ 

The capacitor values shown are the nearest standard values. Capacitor values may need to be adjusted slightly to optimize performance. For more detailed information, consult the section on *Low Gain Compensation* in the OPA846 data sheet (SBOS250) located at www.ti.com.

Figure 5 shows the large-signal transient response using the circuit given in Figure 4. As shown, the OPA338 is stable in low gain applications and provides improved slew rate performance when compared to the OPA337.




Figure 5. G = 2, Slew-Rate Comparison of the OPA338 and the OPA337

#### TYPICAL APPLICATION

See Figure 6 for the OPA2337 in a typical application. The ADS7822 is a 12-bit, micropower, sampling analog-to-digital converter available in the tiny MSOP-8 package. As with the OPA2337, it operates with a supply voltage as low as +2.7V. When used with the miniature SOT23-8 package of the OPA2337, the circuit is ideal for space-limited and low-power applications. In addition, the OPA2337's high input impedance allows large value resistors to be used which results in small physical capacitors, further reducing circuit size. For further information, consult the ADS7822 data sheet (SBAS062) located at www.ti.com.






Figure 6. Low-Power, Single-Supply, Speech Bandpass Filtered Data Acquisition System




Figure 7. Recommended SOT23-5 and SOT23-8 Solder Footprints



www.ti.com

tom 14-Oct-2022

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
OPA2337EA/250	ACTIVE	SOT-23	DCN	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR		A7	Samples
OPA2337EA/3K	ACTIVE	SOT-23	DCN	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR		A7	Samples
OPA2337PA	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type		OPA2337PA	Samples
OPA2337UA	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR		OPA 2337UA	Samples
OPA2337UA/2K5	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 2337UA	Samples
OPA2337UA/2K5G4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 2337UA	Samples
OPA2338EA/250	ACTIVE	SOT-23	DCN	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		A8	Samples
OPA2338EA/3K	ACTIVE	SOT-23	DCN	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	A8	Samples
OPA2338UA	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR		OPA 2338UA	Samples
OPA2338UA/2K5	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 2338UA	Samples
OPA337EA/250	ACTIVE	VSSOP	DGK	8	250	RoHS & Green	Call TI   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	G37	Samples
OPA337NA/250	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	C37	Samples
OPA337NA/250G4	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	C37	Samples
OPA337NA/3K	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	C37	Samples
OPA337NA/3KG4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	C37	Samples
OPA337UA	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 337UA	Samples
OPA337UA/2K5	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 337UA	Samples
OPA337UAG4	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 337UA	Samples

www.ti.com 14-Oct-2022

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
OPA338NA/250	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	A38	Samples
OPA338NA/3K	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	A38	Samples
OPA338UA	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 338UA	Samples
OPA338UAG4	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 338UA	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



## **PACKAGE OPTION ADDENDUM**

www.ti.com 14-Oct-2022

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 3-Jun-2022


#### TAPE AND REEL INFORMATION



# TAPE DIMENSIONS KO PI BO BO Cavity AO

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA2337EA/250	SOT-23	DCN	8	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
OPA2337EA/3K	SOT-23	DCN	8	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
OPA2337UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA2338EA/250	SOT-23	DCN	8	250	180.0	8.4	3.15	3.1	1.55	4.0	8.0	Q3
OPA2338EA/3K	SOT-23	DCN	8	3000	180.0	8.4	3.15	3.1	1.55	4.0	8.0	Q3
OPA2338UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA337NA/250	SOT-23	DBV	5	250	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
OPA337NA/3K	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
OPA337NA/3K	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
OPA337UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA338NA/250	SOT-23	DBV	5	250	178.0	8.4	3.3	3.2	1.4	4.0	8.0	Q3
OPA338NA/3K	SOT-23	DBV	5	3000	178.0	8.4	3.3	3.2	1.4	4.0	8.0	Q3



www.ti.com 3-Jun-2022




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA2337EA/250	SOT-23	DCN	8	250	213.0	191.0	35.0
OPA2337EA/3K	SOT-23	DCN	8	3000	213.0	191.0	35.0
OPA2337UA/2K5	SOIC	D	8	2500	356.0	356.0	35.0
OPA2338EA/250	SOT-23	DCN	8	250	210.0	185.0	35.0
OPA2338EA/3K	SOT-23	DCN	8	3000	210.0	185.0	35.0
OPA2338UA/2K5	SOIC	D	8	2500	356.0	356.0	35.0
OPA337NA/250	SOT-23	DBV	5	250	180.0	180.0	18.0
OPA337NA/3K	SOT-23	DBV	5	3000	203.0	203.0	35.0
OPA337NA/3K	SOT-23	DBV	5	3000	180.0	180.0	18.0
OPA337UA/2K5	SOIC	D	8	2500	356.0	356.0	35.0
OPA338NA/250	SOT-23	DBV	5	250	565.0	140.0	75.0
OPA338NA/3K	SOT-23	DBV	5	3000	565.0	140.0	75.0

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

#### **TUBE**




\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
OPA2337PA	Р	PDIP	8	50	506	13.97	11230	4.32
OPA2337UA	D	SOIC	8	75	506.6	8	3940	4.32
OPA2338UA	D	SOIC	8	75	506.6	8	3940	4.32
OPA337UA	D	SOIC	8	75	506.6	8	3940	4.32
OPA337UAG4	D	SOIC	8	75	506.6	8	3940	4.32
OPA338UA	D	SOIC	8	75	506.6	8	3940	4.32
OPA338UAG4	D	SOIC	8	75	506.6	8	3940	4.32

DCN (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Package outline exclusive of metal burr & dambar protrusion/intrusion.
- D. Package outline inclusive of solder plating.
- E. A visual index feature must be located within the Pin 1 index area.
- F. Falls within JEDEC MO-178 Variation BA.
- G. Body dimensions do not include flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.



DCN (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SMALL OUTLINE TRANSISTOR




- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### **PACKAGE OUTLINE**

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# P (R-PDIP-T8)

#### PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



# DGK (S-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



# DGK (S-PDSO-G8)

#### PLASTIC SMALL OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated